sys/net/altq/altq_subr.c
1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 101 102 103 104 105 106 107 108 109 110 111 112 113 114 115 116 117 118 119 120 121 122 123 124 125 126 127 128 129 130 131 132 133 134 135 136 137 138 139 140 141 142 143 144 145 146 147 148 149 150 151 152 153 154 155 156 157 158 159 160 161 162 163 164 165 166 167 168 169 170 171 172 173 174 175 176 177 178 179 180 181 182 183 184 185 186 187 188 189 190 191 192 193 194 195 196 197 198 199 200 201 202 203 204 205 206 207 208 209 210 211 212 213 214 215 216 217 218 219 220 221 222 223 224 225 226 227 228 229 230 231 232 233 234 235 236 237 238 239 240 241 242 243 244 245 246 247 248 249 250 251 252 253 254 255 256 257 258 259 260 261 262 263 264 265 266 267 268 269 270 271 272 273 274 275 276 277 278 279 280 281 282 283 284 285 286 287 288 289 290 291 292 293 294 295 296 297 298 299 300 301 302 303 304 305 306 307 308 309 310 311 312 313 314 315 316 317 318 319 320 321 322 323 324 325 326 327 328 329 330 331 332 333 334 335 336 337 338 339 340 341 342 343 344 345 346 347 348 349 350 351 352 353 354 355 356 357 358 359 360 361 362 363 364 365 366 367 368 369 370 371 372 373 374 375 376 377 378 379 380 381 382 383 384 385 386 387 388 389 390 391 392 393 394 395 396 397 398 399 400 401 402 403 404 405 406 407 408 409 410 411 412 413 414 415 416 417 418 419 420 421 422 423 424 425 426 427 428 429 430 431 432 433 434 435 436 437 438 439 440 441 442 443 444 445 446 447 448 449 450 451 452 453 454 455 456 457 458 459 460 461 462 463 464 465 466 467 468 469 470 471 472 473 474 475 476 477 478 479 480 481 482 483 484 485 486 487 488 489 490 491 492 493 494 495 496 497 498 499 500 501 502 503 504 505 506 507 508 509 510 511 512 513 514 515 516 517 518 519 520 521 522 523 524 525 526 527 528 529 530 531 532 533 534 535 536 537 538 539 540 541 542 543 544 545 546 547 548 549 550 551 552 553 554 555 556 557 558 559 560 561 562 563 564 565 566 567 568 569 570 571 572 573 574 575 576 577 578 579 580 581 582 583 584 585 586 587 588 589 590 591 592 593 594 595 596 597 598 599 600 601 602 603 604 605 606 607 608 609 610 611 612 613 614 615 616 617 618 619 620 621 622 623 624 625 626 627 628 629 630 631 632 633 634 635 636 637 638 639 640 641 642 643 644 645 646 647 648 649 650 651 652 653 654 655 656 657 658 659 660 661 662 663 664 665 666 667 668 669 670 671 672 673 674 675 676 677 678 679 680 681 682 683 684 685 686 687 688 689 690 691 692 693 694 695 696 697 698 699 700 701 702 703 704 705 706 707 708 709 710 711 712 713 714 715 716 717 718 719 720 721 722 723 724 725 726 727 728 729 730 731 732 733 734 735 736 737 738 739 740 741 742 743 744 745 746 747 748 749 750 751 752 753 754 755 756 757 758 759 760 761 762 763 764 765 766 767 768 769 770 771 772 773 774 775 776 777 778 779 780 781 782 783 784 785 786 787 788 789 790 791 792 793 794 795 796 797 798 799 800 801 802 803 804 805 806 807 808 809 810 811 812 813 814 815 816 817 818 819 820 821 822 823 824 825 826 827 828 829 830 831 832 833 834 835 836 837 838 839 840 841 842 843 844 845 846 847 848 849 850 851 852 853 854 855 856 857 858 859 860 861 862 863 864 865 866 867 868 869 870 871 872 873 874 875 876 877 878 879 880 881 882 883 884 885 886 887 888 889 | /* $KAME: altq_subr.c,v 1.23 2004/04/20 16:10:06 itojun Exp $ */ /* * Copyright (C) 1997-2003 * Sony Computer Science Laboratories Inc. All rights reserved. * * Redistribution and use in source and binary forms, with or without * modification, are permitted provided that the following conditions * are met: * 1. Redistributions of source code must retain the above copyright * notice, this list of conditions and the following disclaimer. * 2. Redistributions in binary form must reproduce the above copyright * notice, this list of conditions and the following disclaimer in the * documentation and/or other materials provided with the distribution. * * THIS SOFTWARE IS PROVIDED BY SONY CSL AND CONTRIBUTORS ``AS IS'' AND * ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE * IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE * ARE DISCLAIMED. IN NO EVENT SHALL SONY CSL OR CONTRIBUTORS BE LIABLE * FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL * DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS * OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION) * HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT * LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY * OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF * SUCH DAMAGE. */ #include "opt_altq.h" #include "opt_inet.h" #include "opt_inet6.h" #include <sys/param.h> #include <sys/malloc.h> #include <sys/mbuf.h> #include <sys/systm.h> #include <sys/proc.h> #include <sys/socket.h> #include <sys/socketvar.h> #include <sys/kernel.h> #include <sys/callout.h> #include <sys/errno.h> #include <sys/syslog.h> #include <sys/sysctl.h> #include <sys/queue.h> #include <sys/thread2.h> #include <net/if.h> #include <net/if_dl.h> #include <net/if_types.h> #include <net/ifq_var.h> #include <net/netmsg2.h> #include <net/netisr2.h> #include <netinet/in.h> #include <netinet/in_systm.h> #include <netinet/ip.h> #ifdef INET6 #include <netinet/ip6.h> #endif #include <netinet/tcp.h> #include <netinet/udp.h> #include <net/pf/pfvar.h> #include <net/altq/altq.h> /* machine dependent clock related includes */ #include <machine/clock.h> /* for tsc_frequency */ #include <machine/md_var.h> /* for cpu_feature */ #include <machine/specialreg.h> /* for CPUID_TSC */ /* * internal function prototypes */ static void tbr_timeout(void *); static void tbr_timeout_dispatch(netmsg_t); static int altq_enable_locked(struct ifaltq *); static int altq_disable_locked(struct ifaltq *); static int altq_detach_locked(struct ifaltq *); static int tbr_set_locked(struct ifaltq *, struct tb_profile *); int (*altq_input)(struct mbuf *, int) = NULL; static int tbr_timer = 0; /* token bucket regulator timer */ static struct callout tbr_callout; static struct netmsg_base tbr_timeout_netmsg; int pfaltq_running; /* keep track of running state */ MALLOC_DEFINE(M_ALTQ, "altq", "ALTQ structures"); /* * alternate queueing support routines */ /* look up the queue state by the interface name and the queueing type. */ void * altq_lookup(const char *name, int type) { struct ifnet *ifp; if ((ifp = ifunit(name)) != NULL) { if (type != ALTQT_NONE && ifp->if_snd.altq_type == type) return (ifp->if_snd.altq_disc); } return (NULL); } int altq_attach(struct ifaltq *ifq, int type, void *discipline, altq_mapsubq_t mapsubq, ifsq_enqueue_t enqueue, ifsq_dequeue_t dequeue, ifsq_request_t request, void *clfier, void *(*classify)(struct ifaltq *, struct mbuf *, struct altq_pktattr *)) { if (!ifq_is_ready(ifq)) return ENXIO; ifq->altq_type = type; ifq->altq_disc = discipline; ifq->altq_clfier = clfier; ifq->altq_classify = classify; ifq->altq_flags &= (ALTQF_CANTCHANGE|ALTQF_ENABLED); ifq_set_methods(ifq, mapsubq, enqueue, dequeue, request); return 0; } static int altq_detach_locked(struct ifaltq *ifq) { if (!ifq_is_ready(ifq)) return ENXIO; if (ifq_is_enabled(ifq)) return EBUSY; if (!ifq_is_attached(ifq)) return (0); ifq_set_classic(ifq); ifq->altq_type = ALTQT_NONE; ifq->altq_disc = NULL; ifq->altq_clfier = NULL; ifq->altq_classify = NULL; ifq->altq_flags &= ALTQF_CANTCHANGE; return 0; } int altq_detach(struct ifaltq *ifq) { int error; ifq_lock_all(ifq); error = altq_detach_locked(ifq); ifq_unlock_all(ifq); return error; } static int altq_enable_locked(struct ifaltq *ifq) { if (!ifq_is_ready(ifq)) return ENXIO; if (ifq_is_enabled(ifq)) return 0; ifq_purge_all_locked(ifq); ifq->altq_flags |= ALTQF_ENABLED; if (ifq->altq_clfier != NULL) ifq->altq_flags |= ALTQF_CLASSIFY; return 0; } int altq_enable(struct ifaltq *ifq) { int error; ifq_lock_all(ifq); error = altq_enable_locked(ifq); ifq_unlock_all(ifq); return error; } static int altq_disable_locked(struct ifaltq *ifq) { if (!ifq_is_enabled(ifq)) return 0; ifq_purge_all_locked(ifq); ifq->altq_flags &= ~(ALTQF_ENABLED|ALTQF_CLASSIFY); return 0; } int altq_disable(struct ifaltq *ifq) { int error; ifq_lock_all(ifq); error = altq_disable_locked(ifq); ifq_unlock_all(ifq); return error; } /* * internal representation of token bucket parameters * rate: byte_per_unittime << 32 * (((bits_per_sec) / 8) << 32) / machclk_freq * depth: byte << 32 * */ #define TBR_SHIFT 32 #define TBR_SCALE(x) ((int64_t)(x) << TBR_SHIFT) #define TBR_UNSCALE(x) ((x) >> TBR_SHIFT) struct mbuf * tbr_dequeue(struct ifaltq_subque *ifsq, int op) { struct ifaltq *ifq = ifsq->ifsq_altq; struct tb_regulator *tbr; struct mbuf *m; int64_t interval; uint64_t now; if (ifsq_get_index(ifsq) != ALTQ_SUBQ_INDEX_DEFAULT) { /* * Race happened, the unrelated subqueue was * picked during the packet scheduler transition. */ ifsq_classic_request(ifsq, ALTRQ_PURGE, NULL); return NULL; } crit_enter(); tbr = ifq->altq_tbr; if (op == ALTDQ_REMOVE && tbr->tbr_lastop == ALTDQ_POLL) { /* if this is a remove after poll, bypass tbr check */ } else { /* update token only when it is negative */ if (tbr->tbr_token <= 0) { now = read_machclk(); interval = now - tbr->tbr_last; if (interval >= tbr->tbr_filluptime) tbr->tbr_token = tbr->tbr_depth; else { tbr->tbr_token += interval * tbr->tbr_rate; if (tbr->tbr_token > tbr->tbr_depth) tbr->tbr_token = tbr->tbr_depth; } tbr->tbr_last = now; } /* if token is still negative, don't allow dequeue */ if (tbr->tbr_token <= 0) { crit_exit(); return (NULL); } } if (ifq_is_enabled(ifq)) m = (*ifsq->ifsq_dequeue)(ifsq, op); else m = ifsq_classic_dequeue(ifsq, op); if (m != NULL && op == ALTDQ_REMOVE) tbr->tbr_token -= TBR_SCALE(m_pktlen(m)); tbr->tbr_lastop = op; crit_exit(); return (m); } /* * set a token bucket regulator. * if the specified rate is zero, the token bucket regulator is deleted. */ static int tbr_set_locked(struct ifaltq *ifq, struct tb_profile *profile) { struct tb_regulator *tbr, *otbr; if (machclk_freq == 0) init_machclk(); if (machclk_freq == 0) { kprintf("%s: no cpu clock available!\n", __func__); return (ENXIO); } if (profile->rate == 0) { /* delete this tbr */ if ((tbr = ifq->altq_tbr) == NULL) return (ENOENT); ifq->altq_tbr = NULL; kfree(tbr, M_ALTQ); return (0); } tbr = kmalloc(sizeof(*tbr), M_ALTQ, M_WAITOK | M_ZERO); tbr->tbr_rate = TBR_SCALE(profile->rate / 8) / machclk_freq; tbr->tbr_depth = TBR_SCALE(profile->depth); if (tbr->tbr_rate > 0) tbr->tbr_filluptime = tbr->tbr_depth / tbr->tbr_rate; else tbr->tbr_filluptime = 0xffffffffffffffffLL; tbr->tbr_token = tbr->tbr_depth; tbr->tbr_last = read_machclk(); tbr->tbr_lastop = ALTDQ_REMOVE; otbr = ifq->altq_tbr; ifq->altq_tbr = tbr; /* set the new tbr */ if (otbr != NULL) kfree(otbr, M_ALTQ); else if (tbr_timer == 0) { callout_reset_bycpu(&tbr_callout, 1, tbr_timeout, NULL, 0); tbr_timer = 1; } return (0); } int tbr_set(struct ifaltq *ifq, struct tb_profile *profile) { int error; ifq_lock_all(ifq); error = tbr_set_locked(ifq, profile); ifq_unlock_all(ifq); return error; } static void tbr_timeout(void *arg __unused) { struct lwkt_msg *lmsg = &tbr_timeout_netmsg.lmsg; KASSERT(mycpuid == 0, ("not on cpu0")); crit_enter(); if (lmsg->ms_flags & MSGF_DONE) lwkt_sendmsg_oncpu(netisr_cpuport(0), lmsg); crit_exit(); } /* * tbr_timeout goes through the interface list, and kicks the drivers * if necessary. */ static void tbr_timeout_dispatch(netmsg_t nmsg) { const struct ifnet_array *arr; int active, i; ASSERT_NETISR0; crit_enter(); lwkt_replymsg(&nmsg->lmsg, 0); /* reply ASAP */ crit_exit(); active = 0; arr = ifnet_array_get(); for (i = 0; i < arr->ifnet_count; ++i) { struct ifnet *ifp = arr->ifnet_arr[i]; struct ifaltq_subque *ifsq; if (ifp->if_snd.altq_tbr == NULL) continue; ifsq = &ifp->if_snd.altq_subq[ALTQ_SUBQ_INDEX_DEFAULT]; active++; if (!ifsq_is_empty(ifsq) && ifp->if_start != NULL) { ifsq_serialize_hw(ifsq); (*ifp->if_start)(ifp, ifsq); ifsq_deserialize_hw(ifsq); } } if (active > 0) callout_reset(&tbr_callout, 1, tbr_timeout, NULL); else tbr_timer = 0; /* don't need tbr_timer anymore */ } /* * get token bucket regulator profile */ int tbr_get(struct ifaltq *ifq, struct tb_profile *profile) { struct tb_regulator *tbr; if ((tbr = ifq->altq_tbr) == NULL) { profile->rate = 0; profile->depth = 0; } else { profile->rate = (u_int)TBR_UNSCALE(tbr->tbr_rate * 8 * machclk_freq); profile->depth = (u_int)TBR_UNSCALE(tbr->tbr_depth); } return (0); } /* * attach a discipline to the interface. if one already exists, it is * overridden. */ int altq_pfattach(struct pf_altq *a) { struct ifaltq *ifq; struct ifnet *ifp; int error; if (a->scheduler == ALTQT_NONE) return 0; if (a->altq_disc == NULL) return EINVAL; ifnet_lock(); ifp = ifunit(a->ifname); if (ifp == NULL) { ifnet_unlock(); return EINVAL; } ifq = &ifp->if_snd; ifq_lock_all(ifq); switch (a->scheduler) { #ifdef ALTQ_CBQ case ALTQT_CBQ: error = cbq_pfattach(a, ifq); break; #endif #ifdef ALTQ_PRIQ case ALTQT_PRIQ: error = priq_pfattach(a, ifq); break; #endif #ifdef ALTQ_HFSC case ALTQT_HFSC: error = hfsc_pfattach(a, ifq); break; #endif #ifdef ALTQ_FAIRQ case ALTQT_FAIRQ: error = fairq_pfattach(a, ifq); break; #endif default: error = ENXIO; goto back; } /* if the state is running, enable altq */ if (error == 0 && pfaltq_running && ifq->altq_type != ALTQT_NONE && !ifq_is_enabled(ifq)) error = altq_enable_locked(ifq); /* if altq is already enabled, reset set tokenbucket regulator */ if (error == 0 && ifq_is_enabled(ifq)) { struct tb_profile tb; tb.rate = a->ifbandwidth; tb.depth = a->tbrsize; error = tbr_set_locked(ifq, &tb); } back: ifq_unlock_all(ifq); ifnet_unlock(); return (error); } /* * detach a discipline from the interface. * it is possible that the discipline was already overridden by another * discipline. */ int altq_pfdetach(struct pf_altq *a) { struct ifnet *ifp; struct ifaltq *ifq; int error = 0; ifnet_lock(); ifp = ifunit(a->ifname); if (ifp == NULL) { ifnet_unlock(); return (EINVAL); } ifq = &ifp->if_snd; /* if this discipline is no longer referenced, just return */ if (a->altq_disc == NULL) { ifnet_unlock(); return (0); } ifq_lock_all(ifq); if (a->altq_disc != ifq->altq_disc) goto back; if (ifq_is_enabled(ifq)) error = altq_disable_locked(ifq); if (error == 0) error = altq_detach_locked(ifq); back: ifq_unlock_all(ifq); ifnet_unlock(); return (error); } /* * add a discipline or a queue */ int altq_add(struct pf_altq *a) { int error = 0; if (a->qname[0] != 0) return (altq_add_queue(a)); if (machclk_freq == 0) init_machclk(); if (machclk_freq == 0) panic("altq_add: no cpu clock"); switch (a->scheduler) { #ifdef ALTQ_CBQ case ALTQT_CBQ: error = cbq_add_altq(a); break; #endif #ifdef ALTQ_PRIQ case ALTQT_PRIQ: error = priq_add_altq(a); break; #endif #ifdef ALTQ_HFSC case ALTQT_HFSC: error = hfsc_add_altq(a); break; #endif #ifdef ALTQ_FAIRQ case ALTQT_FAIRQ: error = fairq_add_altq(a); break; #endif default: error = ENXIO; } return (error); } /* * remove a discipline or a queue */ int altq_remove(struct pf_altq *a) { int error = 0; if (a->qname[0] != 0) return (altq_remove_queue(a)); switch (a->scheduler) { #ifdef ALTQ_CBQ case ALTQT_CBQ: error = cbq_remove_altq(a); break; #endif #ifdef ALTQ_PRIQ case ALTQT_PRIQ: error = priq_remove_altq(a); break; #endif #ifdef ALTQ_HFSC case ALTQT_HFSC: error = hfsc_remove_altq(a); break; #endif #ifdef ALTQ_FAIRQ case ALTQT_FAIRQ: error = fairq_remove_altq(a); break; #endif default: error = ENXIO; } return (error); } /* * add a queue to the discipline */ int altq_add_queue(struct pf_altq *a) { int error = 0; switch (a->scheduler) { #ifdef ALTQ_CBQ case ALTQT_CBQ: error = cbq_add_queue(a); break; #endif #ifdef ALTQ_PRIQ case ALTQT_PRIQ: error = priq_add_queue(a); break; #endif #ifdef ALTQ_HFSC case ALTQT_HFSC: error = hfsc_add_queue(a); break; #endif #ifdef ALTQ_FAIRQ case ALTQT_FAIRQ: error = fairq_add_queue(a); break; #endif default: error = ENXIO; } return (error); } /* * remove a queue from the discipline */ int altq_remove_queue(struct pf_altq *a) { int error = 0; switch (a->scheduler) { #ifdef ALTQ_CBQ case ALTQT_CBQ: error = cbq_remove_queue(a); break; #endif #ifdef ALTQ_PRIQ case ALTQT_PRIQ: error = priq_remove_queue(a); break; #endif #ifdef ALTQ_HFSC case ALTQT_HFSC: error = hfsc_remove_queue(a); break; #endif #ifdef ALTQ_FAIRQ case ALTQT_FAIRQ: error = fairq_remove_queue(a); break; #endif default: error = ENXIO; } return (error); } /* * get queue statistics */ int altq_getqstats(struct pf_altq *a, void *ubuf, int *nbytes) { int error = 0; switch (a->scheduler) { #ifdef ALTQ_CBQ case ALTQT_CBQ: error = cbq_getqstats(a, ubuf, nbytes); break; #endif #ifdef ALTQ_PRIQ case ALTQT_PRIQ: error = priq_getqstats(a, ubuf, nbytes); break; #endif #ifdef ALTQ_HFSC case ALTQT_HFSC: error = hfsc_getqstats(a, ubuf, nbytes); break; #endif #ifdef ALTQ_FAIRQ case ALTQT_FAIRQ: error = fairq_getqstats(a, ubuf, nbytes); break; #endif default: error = ENXIO; } return (error); } /* * read and write diffserv field in IPv4 or IPv6 header */ uint8_t read_dsfield(struct mbuf *m, struct altq_pktattr *pktattr) { struct mbuf *m0; uint8_t ds_field = 0; if (pktattr == NULL || (pktattr->pattr_af != AF_INET && pktattr->pattr_af != AF_INET6)) return ((uint8_t)0); /* verify that pattr_hdr is within the mbuf data */ for (m0 = m; m0 != NULL; m0 = m0->m_next) { if ((pktattr->pattr_hdr >= m0->m_data) && (pktattr->pattr_hdr < m0->m_data + m0->m_len)) break; } if (m0 == NULL) { /* ick, pattr_hdr is stale */ pktattr->pattr_af = AF_UNSPEC; #ifdef ALTQ_DEBUG kprintf("read_dsfield: can't locate header!\n"); #endif return ((uint8_t)0); } if (pktattr->pattr_af == AF_INET) { struct ip *ip = (struct ip *)pktattr->pattr_hdr; if (ip->ip_v != 4) return ((uint8_t)0); /* version mismatch! */ ds_field = ip->ip_tos; } #ifdef INET6 else if (pktattr->pattr_af == AF_INET6) { struct ip6_hdr *ip6 = (struct ip6_hdr *)pktattr->pattr_hdr; uint32_t flowlabel; flowlabel = ntohl(ip6->ip6_flow); if ((flowlabel >> 28) != 6) return ((uint8_t)0); /* version mismatch! */ ds_field = (flowlabel >> 20) & 0xff; } #endif return (ds_field); } void write_dsfield(struct mbuf *m, struct altq_pktattr *pktattr, uint8_t dsfield) { struct mbuf *m0; if (pktattr == NULL || (pktattr->pattr_af != AF_INET && pktattr->pattr_af != AF_INET6)) return; /* verify that pattr_hdr is within the mbuf data */ for (m0 = m; m0 != NULL; m0 = m0->m_next) { if ((pktattr->pattr_hdr >= m0->m_data) && (pktattr->pattr_hdr < m0->m_data + m0->m_len)) break; } if (m0 == NULL) { /* ick, pattr_hdr is stale */ pktattr->pattr_af = AF_UNSPEC; #ifdef ALTQ_DEBUG kprintf("write_dsfield: can't locate header!\n"); #endif return; } if (pktattr->pattr_af == AF_INET) { struct ip *ip = (struct ip *)pktattr->pattr_hdr; uint8_t old; int32_t sum; if (ip->ip_v != 4) return; /* version mismatch! */ old = ip->ip_tos; dsfield |= old & 3; /* leave CU bits */ if (old == dsfield) return; ip->ip_tos = dsfield; /* * update checksum (from RFC1624) * HC' = ~(~HC + ~m + m') */ sum = ~ntohs(ip->ip_sum) & 0xffff; sum += 0xff00 + (~old & 0xff) + dsfield; sum = (sum >> 16) + (sum & 0xffff); sum += (sum >> 16); /* add carry */ ip->ip_sum = htons(~sum & 0xffff); } #ifdef INET6 else if (pktattr->pattr_af == AF_INET6) { struct ip6_hdr *ip6 = (struct ip6_hdr *)pktattr->pattr_hdr; uint32_t flowlabel; flowlabel = ntohl(ip6->ip6_flow); if ((flowlabel >> 28) != 6) return; /* version mismatch! */ flowlabel = (flowlabel & 0xf03fffff) | (dsfield << 20); ip6->ip6_flow = htonl(flowlabel); } #endif } /* * high resolution clock support taking advantage of a machine dependent * high resolution time counter (e.g., timestamp counter of intel pentium). * we assume * - 64-bit-long monotonically-increasing counter * - frequency range is 100M-4GHz (CPU speed) */ /* if pcc is not available or disabled, emulate 256MHz using microtime() */ #define MACHCLK_SHIFT 8 static int machclk_usepcc; uint64_t machclk_freq = 0; uint32_t machclk_per_tick = 0; void init_machclk(void) { callout_init_mp(&tbr_callout); netmsg_init(&tbr_timeout_netmsg, NULL, &netisr_adone_rport, MSGF_PRIORITY, tbr_timeout_dispatch); #ifdef ALTQ_NOPCC machclk_usepcc = 0; #else machclk_usepcc = 1; #endif #if defined(__x86_64__) if (tsc_mpsync && tsc_present) machclk_freq = tsc_frequency; else machclk_usepcc = 0; #else machclk_usepcc = 0; #endif if (machclk_usepcc) { #ifdef ALTQ_DEBUG kprintf("altq: CPU clock: %juHz\n", (uintmax_t)machclk_freq); #endif } else { /* emulate 256MHz using microuptime() */ machclk_freq = 1000000LLU << MACHCLK_SHIFT; #ifdef ALTQ_DEBUG kprintf("altq: emulate %juHz cpu clock\n", (uintmax_t)machclk_freq); #endif } machclk_per_tick = machclk_freq / hz; } uint64_t read_machclk(void) { uint64_t val; if (machclk_usepcc) { #ifdef _RDTSC_SUPPORTED_ val = rdtsc(); #else panic("read_machclk"); #endif } else { struct timeval tv; microuptime(&tv); val = (((uint64_t)tv.tv_sec * 1000000 + tv.tv_usec) << MACHCLK_SHIFT); } return (val); } |