sys/dev/drm/amd/include/asic_reg/gca/gfx_8_0_sh_mask.h
1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 101 102 103 104 105 106 107 108 109 110 111 112 113 114 115 116 117 118 119 120 121 122 123 124 125 126 127 128 129 130 131 132 133 134 135 136 137 138 139 140 141 142 143 144 145 146 147 148 149 150 151 152 153 154 155 156 157 158 159 160 161 162 163 164 165 166 167 168 169 170 171 172 173 174 175 176 177 178 179 180 181 182 183 184 185 186 187 188 189 190 191 192 193 194 195 196 197 198 199 200 201 202 203 204 205 206 207 208 209 210 211 212 213 214 215 216 217 218 219 220 221 222 223 224 225 226 227 228 229 230 231 232 233 234 235 236 237 238 239 240 241 242 243 244 245 246 247 248 249 250 251 252 253 254 255 256 257 258 259 260 261 262 263 264 265 266 267 268 269 270 271 272 273 274 275 276 277 278 279 280 281 282 283 284 285 286 287 288 289 290 291 292 293 294 295 296 297 298 299 300 301 302 303 304 305 306 307 308 309 310 311 312 313 314 315 316 317 318 319 320 321 322 323 324 325 326 327 328 329 330 331 332 333 334 335 336 337 338 339 340 341 342 343 344 345 346 347 348 349 350 351 352 353 354 355 356 357 358 359 360 361 362 363 364 365 366 367 368 369 370 371 372 373 374 375 376 377 378 379 380 381 382 383 384 385 386 387 388 389 390 391 392 393 394 395 396 397 398 399 400 401 402 403 404 405 406 407 408 409 410 411 412 413 414 415 416 417 418 419 420 421 422 423 424 425 426 427 428 429 430 431 432 433 434 435 436 437 438 439 440 441 442 443 444 445 446 447 448 449 450 451 452 453 454 455 456 457 458 459 460 461 462 463 464 465 466 467 468 469 470 471 472 473 474 475 476 477 478 479 480 481 482 483 484 485 486 487 488 489 490 491 492 493 494 495 496 497 498 499 500 501 502 503 504 505 506 507 508 509 510 511 512 513 514 515 516 517 518 519 520 521 522 523 524 525 526 527 528 529 530 531 532 533 534 535 536 537 538 539 540 541 542 543 544 545 546 547 548 549 550 551 552 553 554 555 556 557 558 559 560 561 562 563 564 565 566 567 568 569 570 571 572 573 574 575 576 577 578 579 580 581 582 583 584 585 586 587 588 589 590 591 592 593 594 595 596 597 598 599 600 601 602 603 604 605 606 607 608 609 610 611 612 613 614 615 616 617 618 619 620 621 622 623 624 625 626 627 628 629 630 631 632 633 634 635 636 637 638 639 640 641 642 643 644 645 646 647 648 649 650 651 652 653 654 655 656 657 658 659 660 661 662 663 664 665 666 667 668 669 670 671 672 673 674 675 676 677 678 679 680 681 682 683 684 685 686 687 688 689 690 691 692 693 694 695 696 697 698 699 700 701 702 703 704 705 706 707 708 709 710 711 712 713 714 715 716 717 718 719 720 721 722 723 724 725 726 727 728 729 730 731 732 733 734 735 736 737 738 739 740 741 742 743 744 745 746 747 748 749 750 751 752 753 754 755 756 757 758 759 760 761 762 763 764 765 766 767 768 769 770 771 772 773 774 775 776 777 778 779 780 781 782 783 784 785 786 787 788 789 790 791 792 793 794 795 796 797 798 799 800 801 802 803 804 805 806 807 808 809 810 811 812 813 814 815 816 817 818 819 820 821 822 823 824 825 826 827 828 829 830 831 832 833 834 835 836 837 838 839 840 841 842 843 844 845 846 847 848 849 850 851 852 853 854 855 856 857 858 859 860 861 862 863 864 865 866 867 868 869 870 871 872 873 874 875 876 877 878 879 880 881 882 883 884 885 886 887 888 889 890 891 892 893 894 895 896 897 898 899 900 901 902 903 904 905 906 907 908 909 910 911 912 913 914 915 916 917 918 919 920 921 922 923 924 925 926 927 928 929 930 931 932 933 934 935 936 937 938 939 940 941 942 943 944 945 946 947 948 949 950 951 952 953 954 955 956 957 958 959 960 961 962 963 964 965 966 967 968 969 970 971 972 973 974 975 976 977 978 979 980 981 982 983 984 985 986 987 988 989 990 991 992 993 994 995 996 997 998 999 1000 1001 1002 1003 1004 1005 1006 1007 1008 1009 1010 1011 1012 1013 1014 1015 1016 1017 1018 1019 1020 1021 1022 1023 1024 1025 1026 1027 1028 1029 1030 1031 1032 1033 1034 1035 1036 1037 1038 1039 1040 1041 1042 1043 1044 1045 1046 1047 1048 1049 1050 1051 1052 1053 1054 1055 1056 1057 1058 1059 1060 1061 1062 1063 1064 1065 1066 1067 1068 1069 1070 1071 1072 1073 1074 1075 1076 1077 1078 1079 1080 1081 1082 1083 1084 1085 1086 1087 1088 1089 1090 1091 1092 1093 1094 1095 1096 1097 1098 1099 1100 1101 1102 1103 1104 1105 1106 1107 1108 1109 1110 1111 1112 1113 1114 1115 1116 1117 1118 1119 1120 1121 1122 1123 1124 1125 1126 1127 1128 1129 1130 1131 1132 1133 1134 1135 1136 1137 1138 1139 1140 1141 1142 1143 1144 1145 1146 1147 1148 1149 1150 1151 1152 1153 1154 1155 1156 1157 1158 1159 1160 1161 1162 1163 1164 1165 1166 1167 1168 1169 1170 1171 1172 1173 1174 1175 1176 1177 1178 1179 1180 1181 1182 1183 1184 1185 1186 1187 1188 1189 1190 1191 1192 1193 1194 1195 1196 1197 1198 1199 1200 1201 1202 1203 1204 1205 1206 1207 1208 1209 1210 1211 1212 1213 1214 1215 1216 1217 1218 1219 1220 1221 1222 1223 1224 1225 1226 1227 1228 1229 1230 1231 1232 1233 1234 1235 1236 1237 1238 1239 1240 1241 1242 1243 1244 1245 1246 1247 1248 1249 1250 1251 1252 1253 1254 1255 1256 1257 1258 1259 1260 1261 1262 1263 1264 1265 1266 1267 1268 1269 1270 1271 1272 1273 1274 1275 1276 1277 1278 1279 1280 1281 1282 1283 1284 1285 1286 1287 1288 1289 1290 1291 1292 1293 1294 1295 1296 1297 1298 1299 1300 1301 1302 1303 1304 1305 1306 1307 1308 1309 1310 1311 1312 1313 1314 1315 1316 1317 1318 1319 1320 1321 1322 1323 1324 1325 1326 1327 1328 1329 1330 1331 1332 1333 1334 1335 1336 1337 1338 1339 1340 1341 1342 1343 1344 1345 1346 1347 1348 1349 1350 1351 1352 1353 1354 1355 1356 1357 1358 1359 1360 1361 1362 1363 1364 1365 1366 1367 1368 1369 1370 1371 1372 1373 1374 1375 1376 1377 1378 1379 1380 1381 1382 1383 1384 1385 1386 1387 1388 1389 1390 1391 1392 1393 1394 1395 1396 1397 1398 1399 1400 1401 1402 1403 1404 1405 1406 1407 1408 1409 1410 1411 1412 1413 1414 1415 1416 1417 1418 1419 1420 1421 1422 1423 1424 1425 1426 1427 1428 1429 1430 1431 1432 1433 1434 1435 1436 1437 1438 1439 1440 1441 1442 1443 1444 1445 1446 1447 1448 1449 1450 1451 1452 1453 1454 1455 1456 1457 1458 1459 1460 1461 1462 1463 1464 1465 1466 1467 1468 1469 1470 1471 1472 1473 1474 1475 1476 1477 1478 1479 1480 1481 1482 1483 1484 1485 1486 1487 1488 1489 1490 1491 1492 1493 1494 1495 1496 1497 1498 1499 1500 1501 1502 1503 1504 1505 1506 1507 1508 1509 1510 1511 1512 1513 1514 1515 1516 1517 1518 1519 1520 1521 1522 1523 1524 1525 1526 1527 1528 1529 1530 1531 1532 1533 1534 1535 1536 1537 1538 1539 1540 1541 1542 1543 1544 1545 1546 1547 1548 1549 1550 1551 1552 1553 1554 1555 1556 1557 1558 1559 1560 1561 1562 1563 1564 1565 1566 1567 1568 1569 1570 1571 1572 1573 1574 1575 1576 1577 1578 1579 1580 1581 1582 1583 1584 1585 1586 1587 1588 1589 1590 1591 1592 1593 1594 1595 1596 1597 1598 1599 1600 1601 1602 1603 1604 1605 1606 1607 1608 1609 1610 1611 1612 1613 1614 1615 1616 1617 1618 1619 1620 1621 1622 1623 1624 1625 1626 1627 1628 1629 1630 1631 1632 1633 1634 1635 1636 1637 1638 1639 1640 1641 1642 1643 1644 1645 1646 1647 1648 1649 1650 1651 1652 1653 1654 1655 1656 1657 1658 1659 1660 1661 1662 1663 1664 1665 1666 1667 1668 1669 1670 1671 1672 1673 1674 1675 1676 1677 1678 1679 1680 1681 1682 1683 1684 1685 1686 1687 1688 1689 1690 1691 1692 1693 1694 1695 1696 1697 1698 1699 1700 1701 1702 1703 1704 1705 1706 1707 1708 1709 1710 1711 1712 1713 1714 1715 1716 1717 1718 1719 1720 1721 1722 1723 1724 1725 1726 1727 1728 1729 1730 1731 1732 1733 1734 1735 1736 1737 1738 1739 1740 1741 1742 1743 1744 1745 1746 1747 1748 1749 1750 1751 1752 1753 1754 1755 1756 1757 1758 1759 1760 1761 1762 1763 1764 1765 1766 1767 1768 1769 1770 1771 1772 1773 1774 1775 1776 1777 1778 1779 1780 1781 1782 1783 1784 1785 1786 1787 1788 1789 1790 1791 1792 1793 1794 1795 1796 1797 1798 1799 1800 1801 1802 1803 1804 1805 1806 1807 1808 1809 1810 1811 1812 1813 1814 1815 1816 1817 1818 1819 1820 1821 1822 1823 1824 1825 1826 1827 1828 1829 1830 1831 1832 1833 1834 1835 1836 1837 1838 1839 1840 1841 1842 1843 1844 1845 1846 1847 1848 1849 1850 1851 1852 1853 1854 1855 1856 1857 1858 1859 1860 1861 1862 1863 1864 1865 1866 1867 1868 1869 1870 1871 1872 1873 1874 1875 1876 1877 1878 1879 1880 1881 1882 1883 1884 1885 1886 1887 1888 1889 1890 1891 1892 1893 1894 1895 1896 1897 1898 1899 1900 1901 1902 1903 1904 1905 1906 1907 1908 1909 1910 1911 1912 1913 1914 1915 1916 1917 1918 1919 1920 1921 1922 1923 1924 1925 1926 1927 1928 1929 1930 1931 1932 1933 1934 1935 1936 1937 1938 1939 1940 1941 1942 1943 1944 1945 1946 1947 1948 1949 1950 1951 1952 1953 1954 1955 1956 1957 1958 1959 1960 1961 1962 1963 1964 1965 1966 1967 1968 1969 1970 1971 1972 1973 1974 1975 1976 1977 1978 1979 1980 1981 1982 1983 1984 1985 1986 1987 1988 1989 1990 1991 1992 1993 1994 1995 1996 1997 1998 1999 2000 2001 2002 2003 2004 2005 2006 2007 2008 2009 2010 2011 2012 2013 2014 2015 2016 2017 2018 2019 2020 2021 2022 2023 2024 2025 2026 2027 2028 2029 2030 2031 2032 2033 2034 2035 2036 2037 2038 2039 2040 2041 2042 2043 2044 2045 2046 2047 2048 2049 2050 2051 2052 2053 2054 2055 2056 2057 2058 2059 2060 2061 2062 2063 2064 2065 2066 2067 2068 2069 2070 2071 2072 2073 2074 2075 2076 2077 2078 2079 2080 2081 2082 2083 2084 2085 2086 2087 2088 2089 2090 2091 2092 2093 2094 2095 2096 2097 2098 2099 2100 2101 2102 2103 2104 2105 2106 2107 2108 2109 2110 2111 2112 2113 2114 2115 2116 2117 2118 2119 2120 2121 2122 2123 2124 2125 2126 2127 2128 2129 2130 2131 2132 2133 2134 2135 2136 2137 2138 2139 2140 2141 2142 2143 2144 2145 2146 2147 2148 2149 2150 2151 2152 2153 2154 2155 2156 2157 2158 2159 2160 2161 2162 2163 2164 2165 2166 2167 2168 2169 2170 2171 2172 2173 2174 2175 2176 2177 2178 2179 2180 2181 2182 2183 2184 2185 2186 2187 2188 2189 2190 2191 2192 2193 2194 2195 2196 2197 2198 2199 2200 2201 2202 2203 2204 2205 2206 2207 2208 2209 2210 2211 2212 2213 2214 2215 2216 2217 2218 2219 2220 2221 2222 2223 2224 2225 2226 2227 2228 2229 2230 2231 2232 2233 2234 2235 2236 2237 2238 2239 2240 2241 2242 2243 2244 2245 2246 2247 2248 2249 2250 2251 2252 2253 2254 2255 2256 2257 2258 2259 2260 2261 2262 2263 2264 2265 2266 2267 2268 2269 2270 2271 2272 2273 2274 2275 2276 2277 2278 2279 2280 2281 2282 2283 2284 2285 2286 2287 2288 2289 2290 2291 2292 2293 2294 2295 2296 2297 2298 2299 2300 2301 2302 2303 2304 2305 2306 2307 2308 2309 2310 2311 2312 2313 2314 2315 2316 2317 2318 2319 2320 2321 2322 2323 2324 2325 2326 2327 2328 2329 2330 2331 2332 2333 2334 2335 2336 2337 2338 2339 2340 2341 2342 2343 2344 2345 2346 2347 2348 2349 2350 2351 2352 2353 2354 2355 2356 2357 2358 2359 2360 2361 2362 2363 2364 2365 2366 2367 2368 2369 2370 2371 2372 2373 2374 2375 2376 2377 2378 2379 2380 2381 2382 2383 2384 2385 2386 2387 2388 2389 2390 2391 2392 2393 2394 2395 2396 2397 2398 2399 2400 2401 2402 2403 2404 2405 2406 2407 2408 2409 2410 2411 2412 2413 2414 2415 2416 2417 2418 2419 2420 2421 2422 2423 2424 2425 2426 2427 2428 2429 2430 2431 2432 2433 2434 2435 2436 2437 2438 2439 2440 2441 2442 2443 2444 2445 2446 2447 2448 2449 2450 2451 2452 2453 2454 2455 2456 2457 2458 2459 2460 2461 2462 2463 2464 2465 2466 2467 2468 2469 2470 2471 2472 2473 2474 2475 2476 2477 2478 2479 2480 2481 2482 2483 2484 2485 2486 2487 2488 2489 2490 2491 2492 2493 2494 2495 2496 2497 2498 2499 2500 2501 2502 2503 2504 2505 2506 2507 2508 2509 2510 2511 2512 2513 2514 2515 2516 2517 2518 2519 2520 2521 2522 2523 2524 2525 2526 2527 2528 2529 2530 2531 2532 2533 2534 2535 2536 2537 2538 2539 2540 2541 2542 2543 2544 2545 2546 2547 2548 2549 2550 2551 2552 2553 2554 2555 2556 2557 2558 2559 2560 2561 2562 2563 2564 2565 2566 2567 2568 2569 2570 2571 2572 2573 2574 2575 2576 2577 2578 2579 2580 2581 2582 2583 2584 2585 2586 2587 2588 2589 2590 2591 2592 2593 2594 2595 2596 2597 2598 2599 2600 2601 2602 2603 2604 2605 2606 2607 2608 2609 2610 2611 2612 2613 2614 2615 2616 2617 2618 2619 2620 2621 2622 2623 2624 2625 2626 2627 2628 2629 2630 2631 2632 2633 2634 2635 2636 2637 2638 2639 2640 2641 2642 2643 2644 2645 2646 2647 2648 2649 2650 2651 2652 2653 2654 2655 2656 2657 2658 2659 2660 2661 2662 2663 2664 2665 2666 2667 2668 2669 2670 2671 2672 2673 2674 2675 2676 2677 2678 2679 2680 2681 2682 2683 2684 2685 2686 2687 2688 2689 2690 2691 2692 2693 2694 2695 2696 2697 2698 2699 2700 2701 2702 2703 2704 2705 2706 2707 2708 2709 2710 2711 2712 2713 2714 2715 2716 2717 2718 2719 2720 2721 2722 2723 2724 2725 2726 2727 2728 2729 2730 2731 2732 2733 2734 2735 2736 2737 2738 2739 2740 2741 2742 2743 2744 2745 2746 2747 2748 2749 2750 2751 2752 2753 2754 2755 2756 2757 2758 2759 2760 2761 2762 2763 2764 2765 2766 2767 2768 2769 2770 2771 2772 2773 2774 2775 2776 2777 2778 2779 2780 2781 2782 2783 2784 2785 2786 2787 2788 2789 2790 2791 2792 2793 2794 2795 2796 2797 2798 2799 2800 2801 2802 2803 2804 2805 2806 2807 2808 2809 2810 2811 2812 2813 2814 2815 2816 2817 2818 2819 2820 2821 2822 2823 2824 2825 2826 2827 2828 2829 2830 2831 2832 2833 2834 2835 2836 2837 2838 2839 2840 2841 2842 2843 2844 2845 2846 2847 2848 2849 2850 2851 2852 2853 2854 2855 2856 2857 2858 2859 2860 2861 2862 2863 2864 2865 2866 2867 2868 2869 2870 2871 2872 2873 2874 2875 2876 2877 2878 2879 2880 2881 2882 2883 2884 2885 2886 2887 2888 2889 2890 2891 2892 2893 2894 2895 2896 2897 2898 2899 2900 2901 2902 2903 2904 2905 2906 2907 2908 2909 2910 2911 2912 2913 2914 2915 2916 2917 2918 2919 2920 2921 2922 2923 2924 2925 2926 2927 2928 2929 2930 2931 2932 2933 2934 2935 2936 2937 2938 2939 2940 2941 2942 2943 2944 2945 2946 2947 2948 2949 2950 2951 2952 2953 2954 2955 2956 2957 2958 2959 2960 2961 2962 2963 2964 2965 2966 2967 2968 2969 2970 2971 2972 2973 2974 2975 2976 2977 2978 2979 2980 2981 2982 2983 2984 2985 2986 2987 2988 2989 2990 2991 2992 2993 2994 2995 2996 2997 2998 2999 3000 3001 3002 3003 3004 3005 3006 3007 3008 3009 3010 3011 3012 3013 3014 3015 3016 3017 3018 3019 3020 3021 3022 3023 3024 3025 3026 3027 3028 3029 3030 3031 3032 3033 3034 3035 3036 3037 3038 3039 3040 3041 3042 3043 3044 3045 3046 3047 3048 3049 3050 3051 3052 3053 3054 3055 3056 3057 3058 3059 3060 3061 3062 3063 3064 3065 3066 3067 3068 3069 3070 3071 3072 3073 3074 3075 3076 3077 3078 3079 3080 3081 3082 3083 3084 3085 3086 3087 3088 3089 3090 3091 3092 3093 3094 3095 3096 3097 3098 3099 3100 3101 3102 3103 3104 3105 3106 3107 3108 3109 3110 3111 3112 3113 3114 3115 3116 3117 3118 3119 3120 3121 3122 3123 3124 3125 3126 3127 3128 3129 3130 3131 3132 3133 3134 3135 3136 3137 3138 3139 3140 3141 3142 3143 3144 3145 3146 3147 3148 3149 3150 3151 3152 3153 3154 3155 3156 3157 3158 3159 3160 3161 3162 3163 3164 3165 3166 3167 3168 3169 3170 3171 3172 3173 3174 3175 3176 3177 3178 3179 3180 3181 3182 3183 3184 3185 3186 3187 3188 3189 3190 3191 3192 3193 3194 3195 3196 3197 3198 3199 3200 3201 3202 3203 3204 3205 3206 3207 3208 3209 3210 3211 3212 3213 3214 3215 3216 3217 3218 3219 3220 3221 3222 3223 3224 3225 3226 3227 3228 3229 3230 3231 3232 3233 3234 3235 3236 3237 3238 3239 3240 3241 3242 3243 3244 3245 3246 3247 3248 3249 3250 3251 3252 3253 3254 3255 3256 3257 3258 3259 3260 3261 3262 3263 3264 3265 3266 3267 3268 3269 3270 3271 3272 3273 3274 3275 3276 3277 3278 3279 3280 3281 3282 3283 3284 3285 3286 3287 3288 3289 3290 3291 3292 3293 3294 3295 3296 3297 3298 3299 3300 3301 3302 3303 3304 3305 3306 3307 3308 3309 3310 3311 3312 3313 3314 3315 3316 3317 3318 3319 3320 3321 3322 3323 3324 3325 3326 3327 3328 3329 3330 3331 3332 3333 3334 3335 3336 3337 3338 3339 3340 3341 3342 3343 3344 3345 3346 3347 3348 3349 3350 3351 3352 3353 3354 3355 3356 3357 3358 3359 3360 3361 3362 3363 3364 3365 3366 3367 3368 3369 3370 3371 3372 3373 3374 3375 3376 3377 3378 3379 3380 3381 3382 3383 3384 3385 3386 3387 3388 3389 3390 3391 3392 3393 3394 3395 3396 3397 3398 3399 3400 3401 3402 3403 3404 3405 3406 3407 3408 3409 3410 3411 3412 3413 3414 3415 3416 3417 3418 3419 3420 3421 3422 3423 3424 3425 3426 3427 3428 3429 3430 3431 3432 3433 3434 3435 3436 3437 3438 3439 3440 3441 3442 3443 3444 3445 3446 3447 3448 3449 3450 3451 3452 3453 3454 3455 3456 3457 3458 3459 3460 3461 3462 3463 3464 3465 3466 3467 3468 3469 3470 3471 3472 3473 3474 3475 3476 3477 3478 3479 3480 3481 3482 3483 3484 3485 3486 3487 3488 3489 3490 3491 3492 3493 3494 3495 3496 3497 3498 3499 3500 3501 3502 3503 3504 3505 3506 3507 3508 3509 3510 3511 3512 3513 3514 3515 3516 3517 3518 3519 3520 3521 3522 3523 3524 3525 3526 3527 3528 3529 3530 3531 3532 3533 3534 3535 3536 3537 3538 3539 3540 3541 3542 3543 3544 3545 3546 3547 3548 3549 3550 3551 3552 3553 3554 3555 3556 3557 3558 3559 3560 3561 3562 3563 3564 3565 3566 3567 3568 3569 3570 3571 3572 3573 3574 3575 3576 3577 3578 3579 3580 3581 3582 3583 3584 3585 3586 3587 3588 3589 3590 3591 3592 3593 3594 3595 3596 3597 3598 3599 3600 3601 3602 3603 3604 3605 3606 3607 3608 3609 3610 3611 3612 3613 3614 3615 3616 3617 3618 3619 3620 3621 3622 3623 3624 3625 3626 3627 3628 3629 3630 3631 3632 3633 3634 3635 3636 3637 3638 3639 3640 3641 3642 3643 3644 3645 3646 3647 3648 3649 3650 3651 3652 3653 3654 3655 3656 3657 3658 3659 3660 3661 3662 3663 3664 3665 3666 3667 3668 3669 3670 3671 3672 3673 3674 3675 3676 3677 3678 3679 3680 3681 3682 3683 3684 3685 3686 3687 3688 3689 3690 3691 3692 3693 3694 3695 3696 3697 3698 3699 3700 3701 3702 3703 3704 3705 3706 3707 3708 3709 3710 3711 3712 3713 3714 3715 3716 3717 3718 3719 3720 3721 3722 3723 3724 3725 3726 3727 3728 3729 3730 3731 3732 3733 3734 3735 3736 3737 3738 3739 3740 3741 3742 3743 3744 3745 3746 3747 3748 3749 3750 3751 3752 3753 3754 3755 3756 3757 3758 3759 3760 3761 3762 3763 3764 3765 3766 3767 3768 3769 3770 3771 3772 3773 3774 3775 3776 3777 3778 3779 3780 3781 3782 3783 3784 3785 3786 3787 3788 3789 3790 3791 3792 3793 3794 3795 3796 3797 3798 3799 3800 3801 3802 3803 3804 3805 3806 3807 3808 3809 3810 3811 3812 3813 3814 3815 3816 3817 3818 3819 3820 3821 3822 3823 3824 3825 3826 3827 3828 3829 3830 3831 3832 3833 3834 3835 3836 3837 3838 3839 3840 3841 3842 3843 3844 3845 3846 3847 3848 3849 3850 3851 3852 3853 3854 3855 3856 3857 3858 3859 3860 3861 3862 3863 3864 3865 3866 3867 3868 3869 3870 3871 3872 3873 3874 3875 3876 3877 3878 3879 3880 3881 3882 3883 3884 3885 3886 3887 3888 3889 3890 3891 3892 3893 3894 3895 3896 3897 3898 3899 3900 3901 3902 3903 3904 3905 3906 3907 3908 3909 3910 3911 3912 3913 3914 3915 3916 3917 3918 3919 3920 3921 3922 3923 3924 3925 3926 3927 3928 3929 3930 3931 3932 3933 3934 3935 3936 3937 3938 3939 3940 3941 3942 3943 3944 3945 3946 3947 3948 3949 3950 3951 3952 3953 3954 3955 3956 3957 3958 3959 3960 3961 3962 3963 3964 3965 3966 3967 3968 3969 3970 3971 3972 3973 3974 3975 3976 3977 3978 3979 3980 3981 3982 3983 3984 3985 3986 3987 3988 3989 3990 3991 3992 3993 3994 3995 3996 3997 3998 3999 4000 4001 4002 4003 4004 4005 4006 4007 4008 4009 4010 4011 4012 4013 4014 4015 4016 4017 4018 4019 4020 4021 4022 4023 4024 4025 4026 4027 4028 4029 4030 4031 4032 4033 4034 4035 4036 4037 4038 4039 4040 4041 4042 4043 4044 4045 4046 4047 4048 4049 4050 4051 4052 4053 4054 4055 4056 4057 4058 4059 4060 4061 4062 4063 4064 4065 4066 4067 4068 4069 4070 4071 4072 4073 4074 4075 4076 4077 4078 4079 4080 4081 4082 4083 4084 4085 4086 4087 4088 4089 4090 4091 4092 4093 4094 4095 4096 4097 4098 4099 4100 4101 4102 4103 4104 4105 4106 4107 4108 4109 4110 4111 4112 4113 4114 4115 4116 4117 4118 4119 4120 4121 4122 4123 4124 4125 4126 4127 4128 4129 4130 4131 4132 4133 4134 4135 4136 4137 4138 4139 4140 4141 4142 4143 4144 4145 4146 4147 4148 4149 4150 4151 4152 4153 4154 4155 4156 4157 4158 4159 4160 4161 4162 4163 4164 4165 4166 4167 4168 4169 4170 4171 4172 4173 4174 4175 4176 4177 4178 4179 4180 4181 4182 4183 4184 4185 4186 4187 4188 4189 4190 4191 4192 4193 4194 4195 4196 4197 4198 4199 4200 4201 4202 4203 4204 4205 4206 4207 4208 4209 4210 4211 4212 4213 4214 4215 4216 4217 4218 4219 4220 4221 4222 4223 4224 4225 4226 4227 4228 4229 4230 4231 4232 4233 4234 4235 4236 4237 4238 4239 4240 4241 4242 4243 4244 4245 4246 4247 4248 4249 4250 4251 4252 4253 4254 4255 4256 4257 4258 4259 4260 4261 4262 4263 4264 4265 4266 4267 4268 4269 4270 4271 4272 4273 4274 4275 4276 4277 4278 4279 4280 4281 4282 4283 4284 4285 4286 4287 4288 4289 4290 4291 4292 4293 4294 4295 4296 4297 4298 4299 4300 4301 4302 4303 4304 4305 4306 4307 4308 4309 4310 4311 4312 4313 4314 4315 4316 4317 4318 4319 4320 4321 4322 4323 4324 4325 4326 4327 4328 4329 4330 4331 4332 4333 4334 4335 4336 4337 4338 4339 4340 4341 4342 4343 4344 4345 4346 4347 4348 4349 4350 4351 4352 4353 4354 4355 4356 4357 4358 4359 4360 4361 4362 4363 4364 4365 4366 4367 4368 4369 4370 4371 4372 4373 4374 4375 4376 4377 4378 4379 4380 4381 4382 4383 4384 4385 4386 4387 4388 4389 4390 4391 4392 4393 4394 4395 4396 4397 4398 4399 4400 4401 4402 4403 4404 4405 4406 4407 4408 4409 4410 4411 4412 4413 4414 4415 4416 4417 4418 4419 4420 4421 4422 4423 4424 4425 4426 4427 4428 4429 4430 4431 4432 4433 4434 4435 4436 4437 4438 4439 4440 4441 4442 4443 4444 4445 4446 4447 4448 4449 4450 4451 4452 4453 4454 4455 4456 4457 4458 4459 4460 4461 4462 4463 4464 4465 4466 4467 4468 4469 4470 4471 4472 4473 4474 4475 4476 4477 4478 4479 4480 4481 4482 4483 4484 4485 4486 4487 4488 4489 4490 4491 4492 4493 4494 4495 4496 4497 4498 4499 4500 4501 4502 4503 4504 4505 4506 4507 4508 4509 4510 4511 4512 4513 4514 4515 4516 4517 4518 4519 4520 4521 4522 4523 4524 4525 4526 4527 4528 4529 4530 4531 4532 4533 4534 4535 4536 4537 4538 4539 4540 4541 4542 4543 4544 4545 4546 4547 4548 4549 4550 4551 4552 4553 4554 4555 4556 4557 4558 4559 4560 4561 4562 4563 4564 4565 4566 4567 4568 4569 4570 4571 4572 4573 4574 4575 4576 4577 4578 4579 4580 4581 4582 4583 4584 4585 4586 4587 4588 4589 4590 4591 4592 4593 4594 4595 4596 4597 4598 4599 4600 4601 4602 4603 4604 4605 4606 4607 4608 4609 4610 4611 4612 4613 4614 4615 4616 4617 4618 4619 4620 4621 4622 4623 4624 4625 4626 4627 4628 4629 4630 4631 4632 4633 4634 4635 4636 4637 4638 4639 4640 4641 4642 4643 4644 4645 4646 4647 4648 4649 4650 4651 4652 4653 4654 4655 4656 4657 4658 4659 4660 4661 4662 4663 4664 4665 4666 4667 4668 4669 4670 4671 4672 4673 4674 4675 4676 4677 4678 4679 4680 4681 4682 4683 4684 4685 4686 4687 4688 4689 4690 4691 4692 4693 4694 4695 4696 4697 4698 4699 4700 4701 4702 4703 4704 4705 4706 4707 4708 4709 4710 4711 4712 4713 4714 4715 4716 4717 4718 4719 4720 4721 4722 4723 4724 4725 4726 4727 4728 4729 4730 4731 4732 4733 4734 4735 4736 4737 4738 4739 4740 4741 4742 4743 4744 4745 4746 4747 4748 4749 4750 4751 4752 4753 4754 4755 4756 4757 4758 4759 4760 4761 4762 4763 4764 4765 4766 4767 4768 4769 4770 4771 4772 4773 4774 4775 4776 4777 4778 4779 4780 4781 4782 4783 4784 4785 4786 4787 4788 4789 4790 4791 4792 4793 4794 4795 4796 4797 4798 4799 4800 4801 4802 4803 4804 4805 4806 4807 4808 4809 4810 4811 4812 4813 4814 4815 4816 4817 4818 4819 4820 4821 4822 4823 4824 4825 4826 4827 4828 4829 4830 4831 4832 4833 4834 4835 4836 4837 4838 4839 4840 4841 4842 4843 4844 4845 4846 4847 4848 4849 4850 4851 4852 4853 4854 4855 4856 4857 4858 4859 4860 4861 4862 4863 4864 4865 4866 4867 4868 4869 4870 4871 4872 4873 4874 4875 4876 4877 4878 4879 4880 4881 4882 4883 4884 4885 4886 4887 4888 4889 4890 4891 4892 4893 4894 4895 4896 4897 4898 4899 4900 4901 4902 4903 4904 4905 4906 4907 4908 4909 4910 4911 4912 4913 4914 4915 4916 4917 4918 4919 4920 4921 4922 4923 4924 4925 4926 4927 4928 4929 4930 4931 4932 4933 4934 4935 4936 4937 4938 4939 4940 4941 4942 4943 4944 4945 4946 4947 4948 4949 4950 4951 4952 4953 4954 4955 4956 4957 4958 4959 4960 4961 4962 4963 4964 4965 4966 4967 4968 4969 4970 4971 4972 4973 4974 4975 4976 4977 4978 4979 4980 4981 4982 4983 4984 4985 4986 4987 4988 4989 4990 4991 4992 4993 4994 4995 4996 4997 4998 4999 5000 5001 5002 5003 5004 5005 5006 5007 5008 5009 5010 5011 5012 5013 5014 5015 5016 5017 5018 5019 5020 5021 5022 5023 5024 5025 5026 5027 5028 5029 5030 5031 5032 5033 5034 5035 5036 5037 5038 5039 5040 5041 5042 5043 5044 5045 5046 5047 5048 5049 5050 5051 5052 5053 5054 5055 5056 5057 5058 5059 5060 5061 5062 5063 5064 5065 5066 5067 5068 5069 5070 5071 5072 5073 5074 5075 5076 5077 5078 5079 5080 5081 5082 5083 5084 5085 5086 5087 5088 5089 5090 5091 5092 5093 5094 5095 5096 5097 5098 5099 5100 5101 5102 5103 5104 5105 5106 5107 5108 5109 5110 5111 5112 5113 5114 5115 5116 5117 5118 5119 5120 5121 5122 5123 5124 5125 5126 5127 5128 5129 5130 5131 5132 5133 5134 5135 5136 5137 5138 5139 5140 5141 5142 5143 5144 5145 5146 5147 5148 5149 5150 5151 5152 5153 5154 5155 5156 5157 5158 5159 5160 5161 5162 5163 5164 5165 5166 5167 5168 5169 5170 5171 5172 5173 5174 5175 5176 5177 5178 5179 5180 5181 5182 5183 5184 5185 5186 5187 5188 5189 5190 5191 5192 5193 5194 5195 5196 5197 5198 5199 5200 5201 5202 5203 5204 5205 5206 5207 5208 5209 5210 5211 5212 5213 5214 5215 5216 5217 5218 5219 5220 5221 5222 5223 5224 5225 5226 5227 5228 5229 5230 5231 5232 5233 5234 5235 5236 5237 5238 5239 5240 5241 5242 5243 5244 5245 5246 5247 5248 5249 5250 5251 5252 5253 5254 5255 5256 5257 5258 5259 5260 5261 5262 5263 5264 5265 5266 5267 5268 5269 5270 5271 5272 5273 5274 5275 5276 5277 5278 5279 5280 5281 5282 5283 5284 5285 5286 5287 5288 5289 5290 5291 5292 5293 5294 5295 5296 5297 5298 5299 5300 5301 5302 5303 5304 5305 5306 5307 5308 5309 5310 5311 5312 5313 5314 5315 5316 5317 5318 5319 5320 5321 5322 5323 5324 5325 5326 5327 5328 5329 5330 5331 5332 5333 5334 5335 5336 5337 5338 5339 5340 5341 5342 5343 5344 5345 5346 5347 5348 5349 5350 5351 5352 5353 5354 5355 5356 5357 5358 5359 5360 5361 5362 5363 5364 5365 5366 5367 5368 5369 5370 5371 5372 5373 5374 5375 5376 5377 5378 5379 5380 5381 5382 5383 5384 5385 5386 5387 5388 5389 5390 5391 5392 5393 5394 5395 5396 5397 5398 5399 5400 5401 5402 5403 5404 5405 5406 5407 5408 5409 5410 5411 5412 5413 5414 5415 5416 5417 5418 5419 5420 5421 5422 5423 5424 5425 5426 5427 5428 5429 5430 5431 5432 5433 5434 5435 5436 5437 5438 5439 5440 5441 5442 5443 5444 5445 5446 5447 5448 5449 5450 5451 5452 5453 5454 5455 5456 5457 5458 5459 5460 5461 5462 5463 5464 5465 5466 5467 5468 5469 5470 5471 5472 5473 5474 5475 5476 5477 5478 5479 5480 5481 5482 5483 5484 5485 5486 5487 5488 5489 5490 5491 5492 5493 5494 5495 5496 5497 5498 5499 5500 5501 5502 5503 5504 5505 5506 5507 5508 5509 5510 5511 5512 5513 5514 5515 5516 5517 5518 5519 5520 5521 5522 5523 5524 5525 5526 5527 5528 5529 5530 5531 5532 5533 5534 5535 5536 5537 5538 5539 5540 5541 5542 5543 5544 5545 5546 5547 5548 5549 5550 5551 5552 5553 5554 5555 5556 5557 5558 5559 5560 5561 5562 5563 5564 5565 5566 5567 5568 5569 5570 5571 5572 5573 5574 5575 5576 5577 5578 5579 5580 5581 5582 5583 5584 5585 5586 5587 5588 5589 5590 5591 5592 5593 5594 5595 5596 5597 5598 5599 5600 5601 5602 5603 5604 5605 5606 5607 5608 5609 5610 5611 5612 5613 5614 5615 5616 5617 5618 5619 5620 5621 5622 5623 5624 5625 5626 5627 5628 5629 5630 5631 5632 5633 5634 5635 5636 5637 5638 5639 5640 5641 5642 5643 5644 5645 5646 5647 5648 5649 5650 5651 5652 5653 5654 5655 5656 5657 5658 5659 5660 5661 5662 5663 5664 5665 5666 5667 5668 5669 5670 5671 5672 5673 5674 5675 5676 5677 5678 5679 5680 5681 5682 5683 5684 5685 5686 5687 5688 5689 5690 5691 5692 5693 5694 5695 5696 5697 5698 5699 5700 5701 5702 5703 5704 5705 5706 5707 5708 5709 5710 5711 5712 5713 5714 5715 5716 5717 5718 5719 5720 5721 5722 5723 5724 5725 5726 5727 5728 5729 5730 5731 5732 5733 5734 5735 5736 5737 5738 5739 5740 5741 5742 5743 5744 5745 5746 5747 5748 5749 5750 5751 5752 5753 5754 5755 5756 5757 5758 5759 5760 5761 5762 5763 5764 5765 5766 5767 5768 5769 5770 5771 5772 5773 5774 5775 5776 5777 5778 5779 5780 5781 5782 5783 5784 5785 5786 5787 5788 5789 5790 5791 5792 5793 5794 5795 5796 5797 5798 5799 5800 5801 5802 5803 5804 5805 5806 5807 5808 5809 5810 5811 5812 5813 5814 5815 5816 5817 5818 5819 5820 5821 5822 5823 5824 5825 5826 5827 5828 5829 5830 5831 5832 5833 5834 5835 5836 5837 5838 5839 5840 5841 5842 5843 5844 5845 5846 5847 5848 5849 5850 5851 5852 5853 5854 5855 5856 5857 5858 5859 5860 5861 5862 5863 5864 5865 5866 5867 5868 5869 5870 5871 5872 5873 5874 5875 5876 5877 5878 5879 5880 5881 5882 5883 5884 5885 5886 5887 5888 5889 5890 5891 5892 5893 5894 5895 5896 5897 5898 5899 5900 5901 5902 5903 5904 5905 5906 5907 5908 5909 5910 5911 5912 5913 5914 5915 5916 5917 5918 5919 5920 5921 5922 5923 5924 5925 5926 5927 5928 5929 5930 5931 5932 5933 5934 5935 5936 5937 5938 5939 5940 5941 5942 5943 5944 5945 5946 5947 5948 5949 5950 5951 5952 5953 5954 5955 5956 5957 5958 5959 5960 5961 5962 5963 5964 5965 5966 5967 5968 5969 5970 5971 5972 5973 5974 5975 5976 5977 5978 5979 5980 5981 5982 5983 5984 5985 5986 5987 5988 5989 5990 5991 5992 5993 5994 5995 5996 5997 5998 5999 6000 6001 6002 6003 6004 6005 6006 6007 6008 6009 6010 6011 6012 6013 6014 6015 6016 6017 6018 6019 6020 6021 6022 6023 6024 6025 6026 6027 6028 6029 6030 6031 6032 6033 6034 6035 6036 6037 6038 6039 6040 6041 6042 6043 6044 6045 6046 6047 6048 6049 6050 6051 6052 6053 6054 6055 6056 6057 6058 6059 6060 6061 6062 6063 6064 6065 6066 6067 6068 6069 6070 6071 6072 6073 6074 6075 6076 6077 6078 6079 6080 6081 6082 6083 6084 6085 6086 6087 6088 6089 6090 6091 6092 6093 6094 6095 6096 6097 6098 6099 6100 6101 6102 6103 6104 6105 6106 6107 6108 6109 6110 6111 6112 6113 6114 6115 6116 6117 6118 6119 6120 6121 6122 6123 6124 6125 6126 6127 6128 6129 6130 6131 6132 6133 6134 6135 6136 6137 6138 6139 6140 6141 6142 6143 6144 6145 6146 6147 6148 6149 6150 6151 6152 6153 6154 6155 6156 6157 6158 6159 6160 6161 6162 6163 6164 6165 6166 6167 6168 6169 6170 6171 6172 6173 6174 6175 6176 6177 6178 6179 6180 6181 6182 6183 6184 6185 6186 6187 6188 6189 6190 6191 6192 6193 6194 6195 6196 6197 6198 6199 6200 6201 6202 6203 6204 6205 6206 6207 6208 6209 6210 6211 6212 6213 6214 6215 6216 6217 6218 6219 6220 6221 6222 6223 6224 6225 6226 6227 6228 6229 6230 6231 6232 6233 6234 6235 6236 6237 6238 6239 6240 6241 6242 6243 6244 6245 6246 6247 6248 6249 6250 6251 6252 6253 6254 6255 6256 6257 6258 6259 6260 6261 6262 6263 6264 6265 6266 6267 6268 6269 6270 6271 6272 6273 6274 6275 6276 6277 6278 6279 6280 6281 6282 6283 6284 6285 6286 6287 6288 6289 6290 6291 6292 6293 6294 6295 6296 6297 6298 6299 6300 6301 6302 6303 6304 6305 6306 6307 6308 6309 6310 6311 6312 6313 6314 6315 6316 6317 6318 6319 6320 6321 6322 6323 6324 6325 6326 6327 6328 6329 6330 6331 6332 6333 6334 6335 6336 6337 6338 6339 6340 6341 6342 6343 6344 6345 6346 6347 6348 6349 6350 6351 6352 6353 6354 6355 6356 6357 6358 6359 6360 6361 6362 6363 6364 6365 6366 6367 6368 6369 6370 6371 6372 6373 6374 6375 6376 6377 6378 6379 6380 6381 6382 6383 6384 6385 6386 6387 6388 6389 6390 6391 6392 6393 6394 6395 6396 6397 6398 6399 6400 6401 6402 6403 6404 6405 6406 6407 6408 6409 6410 6411 6412 6413 6414 6415 6416 6417 6418 6419 6420 6421 6422 6423 6424 6425 6426 6427 6428 6429 6430 6431 6432 6433 6434 6435 6436 6437 6438 6439 6440 6441 6442 6443 6444 6445 6446 6447 6448 6449 6450 6451 6452 6453 6454 6455 6456 6457 6458 6459 6460 6461 6462 6463 6464 6465 6466 6467 6468 6469 6470 6471 6472 6473 6474 6475 6476 6477 6478 6479 6480 6481 6482 6483 6484 6485 6486 6487 6488 6489 6490 6491 6492 6493 6494 6495 6496 6497 6498 6499 6500 6501 6502 6503 6504 6505 6506 6507 6508 6509 6510 6511 6512 6513 6514 6515 6516 6517 6518 6519 6520 6521 6522 6523 6524 6525 6526 6527 6528 6529 6530 6531 6532 6533 6534 6535 6536 6537 6538 6539 6540 6541 6542 6543 6544 6545 6546 6547 6548 6549 6550 6551 6552 6553 6554 6555 6556 6557 6558 6559 6560 6561 6562 6563 6564 6565 6566 6567 6568 6569 6570 6571 6572 6573 6574 6575 6576 6577 6578 6579 6580 6581 6582 6583 6584 6585 6586 6587 6588 6589 6590 6591 6592 6593 6594 6595 6596 6597 6598 6599 6600 6601 6602 6603 6604 6605 6606 6607 6608 6609 6610 6611 6612 6613 6614 6615 6616 6617 6618 6619 6620 6621 6622 6623 6624 6625 6626 6627 6628 6629 6630 6631 6632 6633 6634 6635 6636 6637 6638 6639 6640 6641 6642 6643 6644 6645 6646 6647 6648 6649 6650 6651 6652 6653 6654 6655 6656 6657 6658 6659 6660 6661 6662 6663 6664 6665 6666 6667 6668 6669 6670 6671 6672 6673 6674 6675 6676 6677 6678 6679 6680 6681 6682 6683 6684 6685 6686 6687 6688 6689 6690 6691 6692 6693 6694 6695 6696 6697 6698 6699 6700 6701 6702 6703 6704 6705 6706 6707 6708 6709 6710 6711 6712 6713 6714 6715 6716 6717 6718 6719 6720 6721 6722 6723 6724 6725 6726 6727 6728 6729 6730 6731 6732 6733 6734 6735 6736 6737 6738 6739 6740 6741 6742 6743 6744 6745 6746 6747 6748 6749 6750 6751 6752 6753 6754 6755 6756 6757 6758 6759 6760 6761 6762 6763 6764 6765 6766 6767 6768 6769 6770 6771 6772 6773 6774 6775 6776 6777 6778 6779 6780 6781 6782 6783 6784 6785 6786 6787 6788 6789 6790 6791 6792 6793 6794 6795 6796 6797 6798 6799 6800 6801 6802 6803 6804 6805 6806 6807 6808 6809 6810 6811 6812 6813 6814 6815 6816 6817 6818 6819 6820 6821 6822 6823 6824 6825 6826 6827 6828 6829 6830 6831 6832 6833 6834 6835 6836 6837 6838 6839 6840 6841 6842 6843 6844 6845 6846 6847 6848 6849 6850 6851 6852 6853 6854 6855 6856 6857 6858 6859 6860 6861 6862 6863 6864 6865 6866 6867 6868 6869 6870 6871 6872 6873 6874 6875 6876 6877 6878 6879 6880 6881 6882 6883 6884 6885 6886 6887 6888 6889 6890 6891 6892 6893 6894 6895 6896 6897 6898 6899 6900 6901 6902 6903 6904 6905 6906 6907 6908 6909 6910 6911 6912 6913 6914 6915 6916 6917 6918 6919 6920 6921 6922 6923 6924 6925 6926 6927 6928 6929 6930 6931 6932 6933 6934 6935 6936 6937 6938 6939 6940 6941 6942 6943 6944 6945 6946 6947 6948 6949 6950 6951 6952 6953 6954 6955 6956 6957 6958 6959 6960 6961 6962 6963 6964 6965 6966 6967 6968 6969 6970 6971 6972 6973 6974 6975 6976 6977 6978 6979 6980 6981 6982 6983 6984 6985 6986 6987 6988 6989 6990 6991 6992 6993 6994 6995 6996 6997 6998 6999 7000 7001 7002 7003 7004 7005 7006 7007 7008 7009 7010 7011 7012 7013 7014 7015 7016 7017 7018 7019 7020 7021 7022 7023 7024 7025 7026 7027 7028 7029 7030 7031 7032 7033 7034 7035 7036 7037 7038 7039 7040 7041 7042 7043 7044 7045 7046 7047 7048 7049 7050 7051 7052 7053 7054 7055 7056 7057 7058 7059 7060 7061 7062 7063 7064 7065 7066 7067 7068 7069 7070 7071 7072 7073 7074 7075 7076 7077 7078 7079 7080 7081 7082 7083 7084 7085 7086 7087 7088 7089 7090 7091 7092 7093 7094 7095 7096 7097 7098 7099 7100 7101 7102 7103 7104 7105 7106 7107 7108 7109 7110 7111 7112 7113 7114 7115 7116 7117 7118 7119 7120 7121 7122 7123 7124 7125 7126 7127 7128 7129 7130 7131 7132 7133 7134 7135 7136 7137 7138 7139 7140 7141 7142 7143 7144 7145 7146 7147 7148 7149 7150 7151 7152 7153 7154 7155 7156 7157 7158 7159 7160 7161 7162 7163 7164 7165 7166 7167 7168 7169 7170 7171 7172 7173 7174 7175 7176 7177 7178 7179 7180 7181 7182 7183 7184 7185 7186 7187 7188 7189 7190 7191 7192 7193 7194 7195 7196 7197 7198 7199 7200 7201 7202 7203 7204 7205 7206 7207 7208 7209 7210 7211 7212 7213 7214 7215 7216 7217 7218 7219 7220 7221 7222 7223 7224 7225 7226 7227 7228 7229 7230 7231 7232 7233 7234 7235 7236 7237 7238 7239 7240 7241 7242 7243 7244 7245 7246 7247 7248 7249 7250 7251 7252 7253 7254 7255 7256 7257 7258 7259 7260 7261 7262 7263 7264 7265 7266 7267 7268 7269 7270 7271 7272 7273 7274 7275 7276 7277 7278 7279 7280 7281 7282 7283 7284 7285 7286 7287 7288 7289 7290 7291 7292 7293 7294 7295 7296 7297 7298 7299 7300 7301 7302 7303 7304 7305 7306 7307 7308 7309 7310 7311 7312 7313 7314 7315 7316 7317 7318 7319 7320 7321 7322 7323 7324 7325 7326 7327 7328 7329 7330 7331 7332 7333 7334 7335 7336 7337 7338 7339 7340 7341 7342 7343 7344 7345 7346 7347 7348 7349 7350 7351 7352 7353 7354 7355 7356 7357 7358 7359 7360 7361 7362 7363 7364 7365 7366 7367 7368 7369 7370 7371 7372 7373 7374 7375 7376 7377 7378 7379 7380 7381 7382 7383 7384 7385 7386 7387 7388 7389 7390 7391 7392 7393 7394 7395 7396 7397 7398 7399 7400 7401 7402 7403 7404 7405 7406 7407 7408 7409 7410 7411 7412 7413 7414 7415 7416 7417 7418 7419 7420 7421 7422 7423 7424 7425 7426 7427 7428 7429 7430 7431 7432 7433 7434 7435 7436 7437 7438 7439 7440 7441 7442 7443 7444 7445 7446 7447 7448 7449 7450 7451 7452 7453 7454 7455 7456 7457 7458 7459 7460 7461 7462 7463 7464 7465 7466 7467 7468 7469 7470 7471 7472 7473 7474 7475 7476 7477 7478 7479 7480 7481 7482 7483 7484 7485 7486 7487 7488 7489 7490 7491 7492 7493 7494 7495 7496 7497 7498 7499 7500 7501 7502 7503 7504 7505 7506 7507 7508 7509 7510 7511 7512 7513 7514 7515 7516 7517 7518 7519 7520 7521 7522 7523 7524 7525 7526 7527 7528 7529 7530 7531 7532 7533 7534 7535 7536 7537 7538 7539 7540 7541 7542 7543 7544 7545 7546 7547 7548 7549 7550 7551 7552 7553 7554 7555 7556 7557 7558 7559 7560 7561 7562 7563 7564 7565 7566 7567 7568 7569 7570 7571 7572 7573 7574 7575 7576 7577 7578 7579 7580 7581 7582 7583 7584 7585 7586 7587 7588 7589 7590 7591 7592 7593 7594 7595 7596 7597 7598 7599 7600 7601 7602 7603 7604 7605 7606 7607 7608 7609 7610 7611 7612 7613 7614 7615 7616 7617 7618 7619 7620 7621 7622 7623 7624 7625 7626 7627 7628 7629 7630 7631 7632 7633 7634 7635 7636 7637 7638 7639 7640 7641 7642 7643 7644 7645 7646 7647 7648 7649 7650 7651 7652 7653 7654 7655 7656 7657 7658 7659 7660 7661 7662 7663 7664 7665 7666 7667 7668 7669 7670 7671 7672 7673 7674 7675 7676 7677 7678 7679 7680 7681 7682 7683 7684 7685 7686 7687 7688 7689 7690 7691 7692 7693 7694 7695 7696 7697 7698 7699 7700 7701 7702 7703 7704 7705 7706 7707 7708 7709 7710 7711 7712 7713 7714 7715 7716 7717 7718 7719 7720 7721 7722 7723 7724 7725 7726 7727 7728 7729 7730 7731 7732 7733 7734 7735 7736 7737 7738 7739 7740 7741 7742 7743 7744 7745 7746 7747 7748 7749 7750 7751 7752 7753 7754 7755 7756 7757 7758 7759 7760 7761 7762 7763 7764 7765 7766 7767 7768 7769 7770 7771 7772 7773 7774 7775 7776 7777 7778 7779 7780 7781 7782 7783 7784 7785 7786 7787 7788 7789 7790 7791 7792 7793 7794 7795 7796 7797 7798 7799 7800 7801 7802 7803 7804 7805 7806 7807 7808 7809 7810 7811 7812 7813 7814 7815 7816 7817 7818 7819 7820 7821 7822 7823 7824 7825 7826 7827 7828 7829 7830 7831 7832 7833 7834 7835 7836 7837 7838 7839 7840 7841 7842 7843 7844 7845 7846 7847 7848 7849 7850 7851 7852 7853 7854 7855 7856 7857 7858 7859 7860 7861 7862 7863 7864 7865 7866 7867 7868 7869 7870 7871 7872 7873 7874 7875 7876 7877 7878 7879 7880 7881 7882 7883 7884 7885 7886 7887 7888 7889 7890 7891 7892 7893 7894 7895 7896 7897 7898 7899 7900 7901 7902 7903 7904 7905 7906 7907 7908 7909 7910 7911 7912 7913 7914 7915 7916 7917 7918 7919 7920 7921 7922 7923 7924 7925 7926 7927 7928 7929 7930 7931 7932 7933 7934 7935 7936 7937 7938 7939 7940 7941 7942 7943 7944 7945 7946 7947 7948 7949 7950 7951 7952 7953 7954 7955 7956 7957 7958 7959 7960 7961 7962 7963 7964 7965 7966 7967 7968 7969 7970 7971 7972 7973 7974 7975 7976 7977 7978 7979 7980 7981 7982 7983 7984 7985 7986 7987 7988 7989 7990 7991 7992 7993 7994 7995 7996 7997 7998 7999 8000 8001 8002 8003 8004 8005 8006 8007 8008 8009 8010 8011 8012 8013 8014 8015 8016 8017 8018 8019 8020 8021 8022 8023 8024 8025 8026 8027 8028 8029 8030 8031 8032 8033 8034 8035 8036 8037 8038 8039 8040 8041 8042 8043 8044 8045 8046 8047 8048 8049 8050 8051 8052 8053 8054 8055 8056 8057 8058 8059 8060 8061 8062 8063 8064 8065 8066 8067 8068 8069 8070 8071 8072 8073 8074 8075 8076 8077 8078 8079 8080 8081 8082 8083 8084 8085 8086 8087 8088 8089 8090 8091 8092 8093 8094 8095 8096 8097 8098 8099 8100 8101 8102 8103 8104 8105 8106 8107 8108 8109 8110 8111 8112 8113 8114 8115 8116 8117 8118 8119 8120 8121 8122 8123 8124 8125 8126 8127 8128 8129 8130 8131 8132 8133 8134 8135 8136 8137 8138 8139 8140 8141 8142 8143 8144 8145 8146 8147 8148 8149 8150 8151 8152 8153 8154 8155 8156 8157 8158 8159 8160 8161 8162 8163 8164 8165 8166 8167 8168 8169 8170 8171 8172 8173 8174 8175 8176 8177 8178 8179 8180 8181 8182 8183 8184 8185 8186 8187 8188 8189 8190 8191 8192 8193 8194 8195 8196 8197 8198 8199 8200 8201 8202 8203 8204 8205 8206 8207 8208 8209 8210 8211 8212 8213 8214 8215 8216 8217 8218 8219 8220 8221 8222 8223 8224 8225 8226 8227 8228 8229 8230 8231 8232 8233 8234 8235 8236 8237 8238 8239 8240 8241 8242 8243 8244 8245 8246 8247 8248 8249 8250 8251 8252 8253 8254 8255 8256 8257 8258 8259 8260 8261 8262 8263 8264 8265 8266 8267 8268 8269 8270 8271 8272 8273 8274 8275 8276 8277 8278 8279 8280 8281 8282 8283 8284 8285 8286 8287 8288 8289 8290 8291 8292 8293 8294 8295 8296 8297 8298 8299 8300 8301 8302 8303 8304 8305 8306 8307 8308 8309 8310 8311 8312 8313 8314 8315 8316 8317 8318 8319 8320 8321 8322 8323 8324 8325 8326 8327 8328 8329 8330 8331 8332 8333 8334 8335 8336 8337 8338 8339 8340 8341 8342 8343 8344 8345 8346 8347 8348 8349 8350 8351 8352 8353 8354 8355 8356 8357 8358 8359 8360 8361 8362 8363 8364 8365 8366 8367 8368 8369 8370 8371 8372 8373 8374 8375 8376 8377 8378 8379 8380 8381 8382 8383 8384 8385 8386 8387 8388 8389 8390 8391 8392 8393 8394 8395 8396 8397 8398 8399 8400 8401 8402 8403 8404 8405 8406 8407 8408 8409 8410 8411 8412 8413 8414 8415 8416 8417 8418 8419 8420 8421 8422 8423 8424 8425 8426 8427 8428 8429 8430 8431 8432 8433 8434 8435 8436 8437 8438 8439 8440 8441 8442 8443 8444 8445 8446 8447 8448 8449 8450 8451 8452 8453 8454 8455 8456 8457 8458 8459 8460 8461 8462 8463 8464 8465 8466 8467 8468 8469 8470 8471 8472 8473 8474 8475 8476 8477 8478 8479 8480 8481 8482 8483 8484 8485 8486 8487 8488 8489 8490 8491 8492 8493 8494 8495 8496 8497 8498 8499 8500 8501 8502 8503 8504 8505 8506 8507 8508 8509 8510 8511 8512 8513 8514 8515 8516 8517 8518 8519 8520 8521 8522 8523 8524 8525 8526 8527 8528 8529 8530 8531 8532 8533 8534 8535 8536 8537 8538 8539 8540 8541 8542 8543 8544 8545 8546 8547 8548 8549 8550 8551 8552 8553 8554 8555 8556 8557 8558 8559 8560 8561 8562 8563 8564 8565 8566 8567 8568 8569 8570 8571 8572 8573 8574 8575 8576 8577 8578 8579 8580 8581 8582 8583 8584 8585 8586 8587 8588 8589 8590 8591 8592 8593 8594 8595 8596 8597 8598 8599 8600 8601 8602 8603 8604 8605 8606 8607 8608 8609 8610 8611 8612 8613 8614 8615 8616 8617 8618 8619 8620 8621 8622 8623 8624 8625 8626 8627 8628 8629 8630 8631 8632 8633 8634 8635 8636 8637 8638 8639 8640 8641 8642 8643 8644 8645 8646 8647 8648 8649 8650 8651 8652 8653 8654 8655 8656 8657 8658 8659 8660 8661 8662 8663 8664 8665 8666 8667 8668 8669 8670 8671 8672 8673 8674 8675 8676 8677 8678 8679 8680 8681 8682 8683 8684 8685 8686 8687 8688 8689 8690 8691 8692 8693 8694 8695 8696 8697 8698 8699 8700 8701 8702 8703 8704 8705 8706 8707 8708 8709 8710 8711 8712 8713 8714 8715 8716 8717 8718 8719 8720 8721 8722 8723 8724 8725 8726 8727 8728 8729 8730 8731 8732 8733 8734 8735 8736 8737 8738 8739 8740 8741 8742 8743 8744 8745 8746 8747 8748 8749 8750 8751 8752 8753 8754 8755 8756 8757 8758 8759 8760 8761 8762 8763 8764 8765 8766 8767 8768 8769 8770 8771 8772 8773 8774 8775 8776 8777 8778 8779 8780 8781 8782 8783 8784 8785 8786 8787 8788 8789 8790 8791 8792 8793 8794 8795 8796 8797 8798 8799 8800 8801 8802 8803 8804 8805 8806 8807 8808 8809 8810 8811 8812 8813 8814 8815 8816 8817 8818 8819 8820 8821 8822 8823 8824 8825 8826 8827 8828 8829 8830 8831 8832 8833 8834 8835 8836 8837 8838 8839 8840 8841 8842 8843 8844 8845 8846 8847 8848 8849 8850 8851 8852 8853 8854 8855 8856 8857 8858 8859 8860 8861 8862 8863 8864 8865 8866 8867 8868 8869 8870 8871 8872 8873 8874 8875 8876 8877 8878 8879 8880 8881 8882 8883 8884 8885 8886 8887 8888 8889 8890 8891 8892 8893 8894 8895 8896 8897 8898 8899 8900 8901 8902 8903 8904 8905 8906 8907 8908 8909 8910 8911 8912 8913 8914 8915 8916 8917 8918 8919 8920 8921 8922 8923 8924 8925 8926 8927 8928 8929 8930 8931 8932 8933 8934 8935 8936 8937 8938 8939 8940 8941 8942 8943 8944 8945 8946 8947 8948 8949 8950 8951 8952 8953 8954 8955 8956 8957 8958 8959 8960 8961 8962 8963 8964 8965 8966 8967 8968 8969 8970 8971 8972 8973 8974 8975 8976 8977 8978 8979 8980 8981 8982 8983 8984 8985 8986 8987 8988 8989 8990 8991 8992 8993 8994 8995 8996 8997 8998 8999 9000 9001 9002 9003 9004 9005 9006 9007 9008 9009 9010 9011 9012 9013 9014 9015 9016 9017 9018 9019 9020 9021 9022 9023 9024 9025 9026 9027 9028 9029 9030 9031 9032 9033 9034 9035 9036 9037 9038 9039 9040 9041 9042 9043 9044 9045 9046 9047 9048 9049 9050 9051 9052 9053 9054 9055 9056 9057 9058 9059 9060 9061 9062 9063 9064 9065 9066 9067 9068 9069 9070 9071 9072 9073 9074 9075 9076 9077 9078 9079 9080 9081 9082 9083 9084 9085 9086 9087 9088 9089 9090 9091 9092 9093 9094 9095 9096 9097 9098 9099 9100 9101 9102 9103 9104 9105 9106 9107 9108 9109 9110 9111 9112 9113 9114 9115 9116 9117 9118 9119 9120 9121 9122 9123 9124 9125 9126 9127 9128 9129 9130 9131 9132 9133 9134 9135 9136 9137 9138 9139 9140 9141 9142 9143 9144 9145 9146 9147 9148 9149 9150 9151 9152 9153 9154 9155 9156 9157 9158 9159 9160 9161 9162 9163 9164 9165 9166 9167 9168 9169 9170 9171 9172 9173 9174 9175 9176 9177 9178 9179 9180 9181 9182 9183 9184 9185 9186 9187 9188 9189 9190 9191 9192 9193 9194 9195 9196 9197 9198 9199 9200 9201 9202 9203 9204 9205 9206 9207 9208 9209 9210 9211 9212 9213 9214 9215 9216 9217 9218 9219 9220 9221 9222 9223 9224 9225 9226 9227 9228 9229 9230 9231 9232 9233 9234 9235 9236 9237 9238 9239 9240 9241 9242 9243 9244 9245 9246 9247 9248 9249 9250 9251 9252 9253 9254 9255 9256 9257 9258 9259 9260 9261 9262 9263 9264 9265 9266 9267 9268 9269 9270 9271 9272 9273 9274 9275 9276 9277 9278 9279 9280 9281 9282 9283 9284 9285 9286 9287 9288 9289 9290 9291 9292 9293 9294 9295 9296 9297 9298 9299 9300 9301 9302 9303 9304 9305 9306 9307 9308 9309 9310 9311 9312 9313 9314 9315 9316 9317 9318 9319 9320 9321 9322 9323 9324 9325 9326 9327 9328 9329 9330 9331 9332 9333 9334 9335 9336 9337 9338 9339 9340 9341 9342 9343 9344 9345 9346 9347 9348 9349 9350 9351 9352 9353 9354 9355 9356 9357 9358 9359 9360 9361 9362 9363 9364 9365 9366 9367 9368 9369 9370 9371 9372 9373 9374 9375 9376 9377 9378 9379 9380 9381 9382 9383 9384 9385 9386 9387 9388 9389 9390 9391 9392 9393 9394 9395 9396 9397 9398 9399 9400 9401 9402 9403 9404 9405 9406 9407 9408 9409 9410 9411 9412 9413 9414 9415 9416 9417 9418 9419 9420 9421 9422 9423 9424 9425 9426 9427 9428 9429 9430 9431 9432 9433 9434 9435 9436 9437 9438 9439 9440 9441 9442 9443 9444 9445 9446 9447 9448 9449 9450 9451 9452 9453 9454 9455 9456 9457 9458 9459 9460 9461 9462 9463 9464 9465 9466 9467 9468 9469 9470 9471 9472 9473 9474 9475 9476 9477 9478 9479 9480 9481 9482 9483 9484 9485 9486 9487 9488 9489 9490 9491 9492 9493 9494 9495 9496 9497 9498 9499 9500 9501 9502 9503 9504 9505 9506 9507 9508 9509 9510 9511 9512 9513 9514 9515 9516 9517 9518 9519 9520 9521 9522 9523 9524 9525 9526 9527 9528 9529 9530 9531 9532 9533 9534 9535 9536 9537 9538 9539 9540 9541 9542 9543 9544 9545 9546 9547 9548 9549 9550 9551 9552 9553 9554 9555 9556 9557 9558 9559 9560 9561 9562 9563 9564 9565 9566 9567 9568 9569 9570 9571 9572 9573 9574 9575 9576 9577 9578 9579 9580 9581 9582 9583 9584 9585 9586 9587 9588 9589 9590 9591 9592 9593 9594 9595 9596 9597 9598 9599 9600 9601 9602 9603 9604 9605 9606 9607 9608 9609 9610 9611 9612 9613 9614 9615 9616 9617 9618 9619 9620 9621 9622 9623 9624 9625 9626 9627 9628 9629 9630 9631 9632 9633 9634 9635 9636 9637 9638 9639 9640 9641 9642 9643 9644 9645 9646 9647 9648 9649 9650 9651 9652 9653 9654 9655 9656 9657 9658 9659 9660 9661 9662 9663 9664 9665 9666 9667 9668 9669 9670 9671 9672 9673 9674 9675 9676 9677 9678 9679 9680 9681 9682 9683 9684 9685 9686 9687 9688 9689 9690 9691 9692 9693 9694 9695 9696 9697 9698 9699 9700 9701 9702 9703 9704 9705 9706 9707 9708 9709 9710 9711 9712 9713 9714 9715 9716 9717 9718 9719 9720 9721 9722 9723 9724 9725 9726 9727 9728 9729 9730 9731 9732 9733 9734 9735 9736 9737 9738 9739 9740 9741 9742 9743 9744 9745 9746 9747 9748 9749 9750 9751 9752 9753 9754 9755 9756 9757 9758 9759 9760 9761 9762 9763 9764 9765 9766 9767 9768 9769 9770 9771 9772 9773 9774 9775 9776 9777 9778 9779 9780 9781 9782 9783 9784 9785 9786 9787 9788 9789 9790 9791 9792 9793 9794 9795 9796 9797 9798 9799 9800 9801 9802 9803 9804 9805 9806 9807 9808 9809 9810 9811 9812 9813 9814 9815 9816 9817 9818 9819 9820 9821 9822 9823 9824 9825 9826 9827 9828 9829 9830 9831 9832 9833 9834 9835 9836 9837 9838 9839 9840 9841 9842 9843 9844 9845 9846 9847 9848 9849 9850 9851 9852 9853 9854 9855 9856 9857 9858 9859 9860 9861 9862 9863 9864 9865 9866 9867 9868 9869 9870 9871 9872 9873 9874 9875 9876 9877 9878 9879 9880 9881 9882 9883 9884 9885 9886 9887 9888 9889 9890 9891 9892 9893 9894 9895 9896 9897 9898 9899 9900 9901 9902 9903 9904 9905 9906 9907 9908 9909 9910 9911 9912 9913 9914 9915 9916 9917 9918 9919 9920 9921 9922 9923 9924 9925 9926 9927 9928 9929 9930 9931 9932 9933 9934 9935 9936 9937 9938 9939 9940 9941 9942 9943 9944 9945 9946 9947 9948 9949 9950 9951 9952 9953 9954 9955 9956 9957 9958 9959 9960 9961 9962 9963 9964 9965 9966 9967 9968 9969 9970 9971 9972 9973 9974 9975 9976 9977 9978 9979 9980 9981 9982 9983 9984 9985 9986 9987 9988 9989 9990 9991 9992 9993 9994 9995 9996 9997 9998 9999 10000 10001 10002 10003 10004 10005 10006 10007 10008 10009 10010 10011 10012 10013 10014 10015 10016 10017 10018 10019 10020 10021 10022 10023 10024 10025 10026 10027 10028 10029 10030 10031 10032 10033 10034 10035 10036 10037 10038 10039 10040 10041 10042 10043 10044 10045 10046 10047 10048 10049 10050 10051 10052 10053 10054 10055 10056 10057 10058 10059 10060 10061 10062 10063 10064 10065 10066 10067 10068 10069 10070 10071 10072 10073 10074 10075 10076 10077 10078 10079 10080 10081 10082 10083 10084 10085 10086 10087 10088 10089 10090 10091 10092 10093 10094 10095 10096 10097 10098 10099 10100 10101 10102 10103 10104 10105 10106 10107 10108 10109 10110 10111 10112 10113 10114 10115 10116 10117 10118 10119 10120 10121 10122 10123 10124 10125 10126 10127 10128 10129 10130 10131 10132 10133 10134 10135 10136 10137 10138 10139 10140 10141 10142 10143 10144 10145 10146 10147 10148 10149 10150 10151 10152 10153 10154 10155 10156 10157 10158 10159 10160 10161 10162 10163 10164 10165 10166 10167 10168 10169 10170 10171 10172 10173 10174 10175 10176 10177 10178 10179 10180 10181 10182 10183 10184 10185 10186 10187 10188 10189 10190 10191 10192 10193 10194 10195 10196 10197 10198 10199 10200 10201 10202 10203 10204 10205 10206 10207 10208 10209 10210 10211 10212 10213 10214 10215 10216 10217 10218 10219 10220 10221 10222 10223 10224 10225 10226 10227 10228 10229 10230 10231 10232 10233 10234 10235 10236 10237 10238 10239 10240 10241 10242 10243 10244 10245 10246 10247 10248 10249 10250 10251 10252 10253 10254 10255 10256 10257 10258 10259 10260 10261 10262 10263 10264 10265 10266 10267 10268 10269 10270 10271 10272 10273 10274 10275 10276 10277 10278 10279 10280 10281 10282 10283 10284 10285 10286 10287 10288 10289 10290 10291 10292 10293 10294 10295 10296 10297 10298 10299 10300 10301 10302 10303 10304 10305 10306 10307 10308 10309 10310 10311 10312 10313 10314 10315 10316 10317 10318 10319 10320 10321 10322 10323 10324 10325 10326 10327 10328 10329 10330 10331 10332 10333 10334 10335 10336 10337 10338 10339 10340 10341 10342 10343 10344 10345 10346 10347 10348 10349 10350 10351 10352 10353 10354 10355 10356 10357 10358 10359 10360 10361 10362 10363 10364 10365 10366 10367 10368 10369 10370 10371 10372 10373 10374 10375 10376 10377 10378 10379 10380 10381 10382 10383 10384 10385 10386 10387 10388 10389 10390 10391 10392 10393 10394 10395 10396 10397 10398 10399 10400 10401 10402 10403 10404 10405 10406 10407 10408 10409 10410 10411 10412 10413 10414 10415 10416 10417 10418 10419 10420 10421 10422 10423 10424 10425 10426 10427 10428 10429 10430 10431 10432 10433 10434 10435 10436 10437 10438 10439 10440 10441 10442 10443 10444 10445 10446 10447 10448 10449 10450 10451 10452 10453 10454 10455 10456 10457 10458 10459 10460 10461 10462 10463 10464 10465 10466 10467 10468 10469 10470 10471 10472 10473 10474 10475 10476 10477 10478 10479 10480 10481 10482 10483 10484 10485 10486 10487 10488 10489 10490 10491 10492 10493 10494 10495 10496 10497 10498 10499 10500 10501 10502 10503 10504 10505 10506 10507 10508 10509 10510 10511 10512 10513 10514 10515 10516 10517 10518 10519 10520 10521 10522 10523 10524 10525 10526 10527 10528 10529 10530 10531 10532 10533 10534 10535 10536 10537 10538 10539 10540 10541 10542 10543 10544 10545 10546 10547 10548 10549 10550 10551 10552 10553 10554 10555 10556 10557 10558 10559 10560 10561 10562 10563 10564 10565 10566 10567 10568 10569 10570 10571 10572 10573 10574 10575 10576 10577 10578 10579 10580 10581 10582 10583 10584 10585 10586 10587 10588 10589 10590 10591 10592 10593 10594 10595 10596 10597 10598 10599 10600 10601 10602 10603 10604 10605 10606 10607 10608 10609 10610 10611 10612 10613 10614 10615 10616 10617 10618 10619 10620 10621 10622 10623 10624 10625 10626 10627 10628 10629 10630 10631 10632 10633 10634 10635 10636 10637 10638 10639 10640 10641 10642 10643 10644 10645 10646 10647 10648 10649 10650 10651 10652 10653 10654 10655 10656 10657 10658 10659 10660 10661 10662 10663 10664 10665 10666 10667 10668 10669 10670 10671 10672 10673 10674 10675 10676 10677 10678 10679 10680 10681 10682 10683 10684 10685 10686 10687 10688 10689 10690 10691 10692 10693 10694 10695 10696 10697 10698 10699 10700 10701 10702 10703 10704 10705 10706 10707 10708 10709 10710 10711 10712 10713 10714 10715 10716 10717 10718 10719 10720 10721 10722 10723 10724 10725 10726 10727 10728 10729 10730 10731 10732 10733 10734 10735 10736 10737 10738 10739 10740 10741 10742 10743 10744 10745 10746 10747 10748 10749 10750 10751 10752 10753 10754 10755 10756 10757 10758 10759 10760 10761 10762 10763 10764 10765 10766 10767 10768 10769 10770 10771 10772 10773 10774 10775 10776 10777 10778 10779 10780 10781 10782 10783 10784 10785 10786 10787 10788 10789 10790 10791 10792 10793 10794 10795 10796 10797 10798 10799 10800 10801 10802 10803 10804 10805 10806 10807 10808 10809 10810 10811 10812 10813 10814 10815 10816 10817 10818 10819 10820 10821 10822 10823 10824 10825 10826 10827 10828 10829 10830 10831 10832 10833 10834 10835 10836 10837 10838 10839 10840 10841 10842 10843 10844 10845 10846 10847 10848 10849 10850 10851 10852 10853 10854 10855 10856 10857 10858 10859 10860 10861 10862 10863 10864 10865 10866 10867 10868 10869 10870 10871 10872 10873 10874 10875 10876 10877 10878 10879 10880 10881 10882 10883 10884 10885 10886 10887 10888 10889 10890 10891 10892 10893 10894 10895 10896 10897 10898 10899 10900 10901 10902 10903 10904 10905 10906 10907 10908 10909 10910 10911 10912 10913 10914 10915 10916 10917 10918 10919 10920 10921 10922 10923 10924 10925 10926 10927 10928 10929 10930 10931 10932 10933 10934 10935 10936 10937 10938 10939 10940 10941 10942 10943 10944 10945 10946 10947 10948 10949 10950 10951 10952 10953 10954 10955 10956 10957 10958 10959 10960 10961 10962 10963 10964 10965 10966 10967 10968 10969 10970 10971 10972 10973 10974 10975 10976 10977 10978 10979 10980 10981 10982 10983 10984 10985 10986 10987 10988 10989 10990 10991 10992 10993 10994 10995 10996 10997 10998 10999 11000 11001 11002 11003 11004 11005 11006 11007 11008 11009 11010 11011 11012 11013 11014 11015 11016 11017 11018 11019 11020 11021 11022 11023 11024 11025 11026 11027 11028 11029 11030 11031 11032 11033 11034 11035 11036 11037 11038 11039 11040 11041 11042 11043 11044 11045 11046 11047 11048 11049 11050 11051 11052 11053 11054 11055 11056 11057 11058 11059 11060 11061 11062 11063 11064 11065 11066 11067 11068 11069 11070 11071 11072 11073 11074 11075 11076 11077 11078 11079 11080 11081 11082 11083 11084 11085 11086 11087 11088 11089 11090 11091 11092 11093 11094 11095 11096 11097 11098 11099 11100 11101 11102 11103 11104 11105 11106 11107 11108 11109 11110 11111 11112 11113 11114 11115 11116 11117 11118 11119 11120 11121 11122 11123 11124 11125 11126 11127 11128 11129 11130 11131 11132 11133 11134 11135 11136 11137 11138 11139 11140 11141 11142 11143 11144 11145 11146 11147 11148 11149 11150 11151 11152 11153 11154 11155 11156 11157 11158 11159 11160 11161 11162 11163 11164 11165 11166 11167 11168 11169 11170 11171 11172 11173 11174 11175 11176 11177 11178 11179 11180 11181 11182 11183 11184 11185 11186 11187 11188 11189 11190 11191 11192 11193 11194 11195 11196 11197 11198 11199 11200 11201 11202 11203 11204 11205 11206 11207 11208 11209 11210 11211 11212 11213 11214 11215 11216 11217 11218 11219 11220 11221 11222 11223 11224 11225 11226 11227 11228 11229 11230 11231 11232 11233 11234 11235 11236 11237 11238 11239 11240 11241 11242 11243 11244 11245 11246 11247 11248 11249 11250 11251 11252 11253 11254 11255 11256 11257 11258 11259 11260 11261 11262 11263 11264 11265 11266 11267 11268 11269 11270 11271 11272 11273 11274 11275 11276 11277 11278 11279 11280 11281 11282 11283 11284 11285 11286 11287 11288 11289 11290 11291 11292 11293 11294 11295 11296 11297 11298 11299 11300 11301 11302 11303 11304 11305 11306 11307 11308 11309 11310 11311 11312 11313 11314 11315 11316 11317 11318 11319 11320 11321 11322 11323 11324 11325 11326 11327 11328 11329 11330 11331 11332 11333 11334 11335 11336 11337 11338 11339 11340 11341 11342 11343 11344 11345 11346 11347 11348 11349 11350 11351 11352 11353 11354 11355 11356 11357 11358 11359 11360 11361 11362 11363 11364 11365 11366 11367 11368 11369 11370 11371 11372 11373 11374 11375 11376 11377 11378 11379 11380 11381 11382 11383 11384 11385 11386 11387 11388 11389 11390 11391 11392 11393 11394 11395 11396 11397 11398 11399 11400 11401 11402 11403 11404 11405 11406 11407 11408 11409 11410 11411 11412 11413 11414 11415 11416 11417 11418 11419 11420 11421 11422 11423 11424 11425 11426 11427 11428 11429 11430 11431 11432 11433 11434 11435 11436 11437 11438 11439 11440 11441 11442 11443 11444 11445 11446 11447 11448 11449 11450 11451 11452 11453 11454 11455 11456 11457 11458 11459 11460 11461 11462 11463 11464 11465 11466 11467 11468 11469 11470 11471 11472 11473 11474 11475 11476 11477 11478 11479 11480 11481 11482 11483 11484 11485 11486 11487 11488 11489 11490 11491 11492 11493 11494 11495 11496 11497 11498 11499 11500 11501 11502 11503 11504 11505 11506 11507 11508 11509 11510 11511 11512 11513 11514 11515 11516 11517 11518 11519 11520 11521 11522 11523 11524 11525 11526 11527 11528 11529 11530 11531 11532 11533 11534 11535 11536 11537 11538 11539 11540 11541 11542 11543 11544 11545 11546 11547 11548 11549 11550 11551 11552 11553 11554 11555 11556 11557 11558 11559 11560 11561 11562 11563 11564 11565 11566 11567 11568 11569 11570 11571 11572 11573 11574 11575 11576 11577 11578 11579 11580 11581 11582 11583 11584 11585 11586 11587 11588 11589 11590 11591 11592 11593 11594 11595 11596 11597 11598 11599 11600 11601 11602 11603 11604 11605 11606 11607 11608 11609 11610 11611 11612 11613 11614 11615 11616 11617 11618 11619 11620 11621 11622 11623 11624 11625 11626 11627 11628 11629 11630 11631 11632 11633 11634 11635 11636 11637 11638 11639 11640 11641 11642 11643 11644 11645 11646 11647 11648 11649 11650 11651 11652 11653 11654 11655 11656 11657 11658 11659 11660 11661 11662 11663 11664 11665 11666 11667 11668 11669 11670 11671 11672 11673 11674 11675 11676 11677 11678 11679 11680 11681 11682 11683 11684 11685 11686 11687 11688 11689 11690 11691 11692 11693 11694 11695 11696 11697 11698 11699 11700 11701 11702 11703 11704 11705 11706 11707 11708 11709 11710 11711 11712 11713 11714 11715 11716 11717 11718 11719 11720 11721 11722 11723 11724 11725 11726 11727 11728 11729 11730 11731 11732 11733 11734 11735 11736 11737 11738 11739 11740 11741 11742 11743 11744 11745 11746 11747 11748 11749 11750 11751 11752 11753 11754 11755 11756 11757 11758 11759 11760 11761 11762 11763 11764 11765 11766 11767 11768 11769 11770 11771 11772 11773 11774 11775 11776 11777 11778 11779 11780 11781 11782 11783 11784 11785 11786 11787 11788 11789 11790 11791 11792 11793 11794 11795 11796 11797 11798 11799 11800 11801 11802 11803 11804 11805 11806 11807 11808 11809 11810 11811 11812 11813 11814 11815 11816 11817 11818 11819 11820 11821 11822 11823 11824 11825 11826 11827 11828 11829 11830 11831 11832 11833 11834 11835 11836 11837 11838 11839 11840 11841 11842 11843 11844 11845 11846 11847 11848 11849 11850 11851 11852 11853 11854 11855 11856 11857 11858 11859 11860 11861 11862 11863 11864 11865 11866 11867 11868 11869 11870 11871 11872 11873 11874 11875 11876 11877 11878 11879 11880 11881 11882 11883 11884 11885 11886 11887 11888 11889 11890 11891 11892 11893 11894 11895 11896 11897 11898 11899 11900 11901 11902 11903 11904 11905 11906 11907 11908 11909 11910 11911 11912 11913 11914 11915 11916 11917 11918 11919 11920 11921 11922 11923 11924 11925 11926 11927 11928 11929 11930 11931 11932 11933 11934 11935 11936 11937 11938 11939 11940 11941 11942 11943 11944 11945 11946 11947 11948 11949 11950 11951 11952 11953 11954 11955 11956 11957 11958 11959 11960 11961 11962 11963 11964 11965 11966 11967 11968 11969 11970 11971 11972 11973 11974 11975 11976 11977 11978 11979 11980 11981 11982 11983 11984 11985 11986 11987 11988 11989 11990 11991 11992 11993 11994 11995 11996 11997 11998 11999 12000 12001 12002 12003 12004 12005 12006 12007 12008 12009 12010 12011 12012 12013 12014 12015 12016 12017 12018 12019 12020 12021 12022 12023 12024 12025 12026 12027 12028 12029 12030 12031 12032 12033 12034 12035 12036 12037 12038 12039 12040 12041 12042 12043 12044 12045 12046 12047 12048 12049 12050 12051 12052 12053 12054 12055 12056 12057 12058 12059 12060 12061 12062 12063 12064 12065 12066 12067 12068 12069 12070 12071 12072 12073 12074 12075 12076 12077 12078 12079 12080 12081 12082 12083 12084 12085 12086 12087 12088 12089 12090 12091 12092 12093 12094 12095 12096 12097 12098 12099 12100 12101 12102 12103 12104 12105 12106 12107 12108 12109 12110 12111 12112 12113 12114 12115 12116 12117 12118 12119 12120 12121 12122 12123 12124 12125 12126 12127 12128 12129 12130 12131 12132 12133 12134 12135 12136 12137 12138 12139 12140 12141 12142 12143 12144 12145 12146 12147 12148 12149 12150 12151 12152 12153 12154 12155 12156 12157 12158 12159 12160 12161 12162 12163 12164 12165 12166 12167 12168 12169 12170 12171 12172 12173 12174 12175 12176 12177 12178 12179 12180 12181 12182 12183 12184 12185 12186 12187 12188 12189 12190 12191 12192 12193 12194 12195 12196 12197 12198 12199 12200 12201 12202 12203 12204 12205 12206 12207 12208 12209 12210 12211 12212 12213 12214 12215 12216 12217 12218 12219 12220 12221 12222 12223 12224 12225 12226 12227 12228 12229 12230 12231 12232 12233 12234 12235 12236 12237 12238 12239 12240 12241 12242 12243 12244 12245 12246 12247 12248 12249 12250 12251 12252 12253 12254 12255 12256 12257 12258 12259 12260 12261 12262 12263 12264 12265 12266 12267 12268 12269 12270 12271 12272 12273 12274 12275 12276 12277 12278 12279 12280 12281 12282 12283 12284 12285 12286 12287 12288 12289 12290 12291 12292 12293 12294 12295 12296 12297 12298 12299 12300 12301 12302 12303 12304 12305 12306 12307 12308 12309 12310 12311 12312 12313 12314 12315 12316 12317 12318 12319 12320 12321 12322 12323 12324 12325 12326 12327 12328 12329 12330 12331 12332 12333 12334 12335 12336 12337 12338 12339 12340 12341 12342 12343 12344 12345 12346 12347 12348 12349 12350 12351 12352 12353 12354 12355 12356 12357 12358 12359 12360 12361 12362 12363 12364 12365 12366 12367 12368 12369 12370 12371 12372 12373 12374 12375 12376 12377 12378 12379 12380 12381 12382 12383 12384 12385 12386 12387 12388 12389 12390 12391 12392 12393 12394 12395 12396 12397 12398 12399 12400 12401 12402 12403 12404 12405 12406 12407 12408 12409 12410 12411 12412 12413 12414 12415 12416 12417 12418 12419 12420 12421 12422 12423 12424 12425 12426 12427 12428 12429 12430 12431 12432 12433 12434 12435 12436 12437 12438 12439 12440 12441 12442 12443 12444 12445 12446 12447 12448 12449 12450 12451 12452 12453 12454 12455 12456 12457 12458 12459 12460 12461 12462 12463 12464 12465 12466 12467 12468 12469 12470 12471 12472 12473 12474 12475 12476 12477 12478 12479 12480 12481 12482 12483 12484 12485 12486 12487 12488 12489 12490 12491 12492 12493 12494 12495 12496 12497 12498 12499 12500 12501 12502 12503 12504 12505 12506 12507 12508 12509 12510 12511 12512 12513 12514 12515 12516 12517 12518 12519 12520 12521 12522 12523 12524 12525 12526 12527 12528 12529 12530 12531 12532 12533 12534 12535 12536 12537 12538 12539 12540 12541 12542 12543 12544 12545 12546 12547 12548 12549 12550 12551 12552 12553 12554 12555 12556 12557 12558 12559 12560 12561 12562 12563 12564 12565 12566 12567 12568 12569 12570 12571 12572 12573 12574 12575 12576 12577 12578 12579 12580 12581 12582 12583 12584 12585 12586 12587 12588 12589 12590 12591 12592 12593 12594 12595 12596 12597 12598 12599 12600 12601 12602 12603 12604 12605 12606 12607 12608 12609 12610 12611 12612 12613 12614 12615 12616 12617 12618 12619 12620 12621 12622 12623 12624 12625 12626 12627 12628 12629 12630 12631 12632 12633 12634 12635 12636 12637 12638 12639 12640 12641 12642 12643 12644 12645 12646 12647 12648 12649 12650 12651 12652 12653 12654 12655 12656 12657 12658 12659 12660 12661 12662 12663 12664 12665 12666 12667 12668 12669 12670 12671 12672 12673 12674 12675 12676 12677 12678 12679 12680 12681 12682 12683 12684 12685 12686 12687 12688 12689 12690 12691 12692 12693 12694 12695 12696 12697 12698 12699 12700 12701 12702 12703 12704 12705 12706 12707 12708 12709 12710 12711 12712 12713 12714 12715 12716 12717 12718 12719 12720 12721 12722 12723 12724 12725 12726 12727 12728 12729 12730 12731 12732 12733 12734 12735 12736 12737 12738 12739 12740 12741 12742 12743 12744 12745 12746 12747 12748 12749 12750 12751 12752 12753 12754 12755 12756 12757 12758 12759 12760 12761 12762 12763 12764 12765 12766 12767 12768 12769 12770 12771 12772 12773 12774 12775 12776 12777 12778 12779 12780 12781 12782 12783 12784 12785 12786 12787 12788 12789 12790 12791 12792 12793 12794 12795 12796 12797 12798 12799 12800 12801 12802 12803 12804 12805 12806 12807 12808 12809 12810 12811 12812 12813 12814 12815 12816 12817 12818 12819 12820 12821 12822 12823 12824 12825 12826 12827 12828 12829 12830 12831 12832 12833 12834 12835 12836 12837 12838 12839 12840 12841 12842 12843 12844 12845 12846 12847 12848 12849 12850 12851 12852 12853 12854 12855 12856 12857 12858 12859 12860 12861 12862 12863 12864 12865 12866 12867 12868 12869 12870 12871 12872 12873 12874 12875 12876 12877 12878 12879 12880 12881 12882 12883 12884 12885 12886 12887 12888 12889 12890 12891 12892 12893 12894 12895 12896 12897 12898 12899 12900 12901 12902 12903 12904 12905 12906 12907 12908 12909 12910 12911 12912 12913 12914 12915 12916 12917 12918 12919 12920 12921 12922 12923 12924 12925 12926 12927 12928 12929 12930 12931 12932 12933 12934 12935 12936 12937 12938 12939 12940 12941 12942 12943 12944 12945 12946 12947 12948 12949 12950 12951 12952 12953 12954 12955 12956 12957 12958 12959 12960 12961 12962 12963 12964 12965 12966 12967 12968 12969 12970 12971 12972 12973 12974 12975 12976 12977 12978 12979 12980 12981 12982 12983 12984 12985 12986 12987 12988 12989 12990 12991 12992 12993 12994 12995 12996 12997 12998 12999 13000 13001 13002 13003 13004 13005 13006 13007 13008 13009 13010 13011 13012 13013 13014 13015 13016 13017 13018 13019 13020 13021 13022 13023 13024 13025 13026 13027 13028 13029 13030 13031 13032 13033 13034 13035 13036 13037 13038 13039 13040 13041 13042 13043 13044 13045 13046 13047 13048 13049 13050 13051 13052 13053 13054 13055 13056 13057 13058 13059 13060 13061 13062 13063 13064 13065 13066 13067 13068 13069 13070 13071 13072 13073 13074 13075 13076 13077 13078 13079 13080 13081 13082 13083 13084 13085 13086 13087 13088 13089 13090 13091 13092 13093 13094 13095 13096 13097 13098 13099 13100 13101 13102 13103 13104 13105 13106 13107 13108 13109 13110 13111 13112 13113 13114 13115 13116 13117 13118 13119 13120 13121 13122 13123 13124 13125 13126 13127 13128 13129 13130 13131 13132 13133 13134 13135 13136 13137 13138 13139 13140 13141 13142 13143 13144 13145 13146 13147 13148 13149 13150 13151 13152 13153 13154 13155 13156 13157 13158 13159 13160 13161 13162 13163 13164 13165 13166 13167 13168 13169 13170 13171 13172 13173 13174 13175 13176 13177 13178 13179 13180 13181 13182 13183 13184 13185 13186 13187 13188 13189 13190 13191 13192 13193 13194 13195 13196 13197 13198 13199 13200 13201 13202 13203 13204 13205 13206 13207 13208 13209 13210 13211 13212 13213 13214 13215 13216 13217 13218 13219 13220 13221 13222 13223 13224 13225 13226 13227 13228 13229 13230 13231 13232 13233 13234 13235 13236 13237 13238 13239 13240 13241 13242 13243 13244 13245 13246 13247 13248 13249 13250 13251 13252 13253 13254 13255 13256 13257 13258 13259 13260 13261 13262 13263 13264 13265 13266 13267 13268 13269 13270 13271 13272 13273 13274 13275 13276 13277 13278 13279 13280 13281 13282 13283 13284 13285 13286 13287 13288 13289 13290 13291 13292 13293 13294 13295 13296 13297 13298 13299 13300 13301 13302 13303 13304 13305 13306 13307 13308 13309 13310 13311 13312 13313 13314 13315 13316 13317 13318 13319 13320 13321 13322 13323 13324 13325 13326 13327 13328 13329 13330 13331 13332 13333 13334 13335 13336 13337 13338 13339 13340 13341 13342 13343 13344 13345 13346 13347 13348 13349 13350 13351 13352 13353 13354 13355 13356 13357 13358 13359 13360 13361 13362 13363 13364 13365 13366 13367 13368 13369 13370 13371 13372 13373 13374 13375 13376 13377 13378 13379 13380 13381 13382 13383 13384 13385 13386 13387 13388 13389 13390 13391 13392 13393 13394 13395 13396 13397 13398 13399 13400 13401 13402 13403 13404 13405 13406 13407 13408 13409 13410 13411 13412 13413 13414 13415 13416 13417 13418 13419 13420 13421 13422 13423 13424 13425 13426 13427 13428 13429 13430 13431 13432 13433 13434 13435 13436 13437 13438 13439 13440 13441 13442 13443 13444 13445 13446 13447 13448 13449 13450 13451 13452 13453 13454 13455 13456 13457 13458 13459 13460 13461 13462 13463 13464 13465 13466 13467 13468 13469 13470 13471 13472 13473 13474 13475 13476 13477 13478 13479 13480 13481 13482 13483 13484 13485 13486 13487 13488 13489 13490 13491 13492 13493 13494 13495 13496 13497 13498 13499 13500 13501 13502 13503 13504 13505 13506 13507 13508 13509 13510 13511 13512 13513 13514 13515 13516 13517 13518 13519 13520 13521 13522 13523 13524 13525 13526 13527 13528 13529 13530 13531 13532 13533 13534 13535 13536 13537 13538 13539 13540 13541 13542 13543 13544 13545 13546 13547 13548 13549 13550 13551 13552 13553 13554 13555 13556 13557 13558 13559 13560 13561 13562 13563 13564 13565 13566 13567 13568 13569 13570 13571 13572 13573 13574 13575 13576 13577 13578 13579 13580 13581 13582 13583 13584 13585 13586 13587 13588 13589 13590 13591 13592 13593 13594 13595 13596 13597 13598 13599 13600 13601 13602 13603 13604 13605 13606 13607 13608 13609 13610 13611 13612 13613 13614 13615 13616 13617 13618 13619 13620 13621 13622 13623 13624 13625 13626 13627 13628 13629 13630 13631 13632 13633 13634 13635 13636 13637 13638 13639 13640 13641 13642 13643 13644 13645 13646 13647 13648 13649 13650 13651 13652 13653 13654 13655 13656 13657 13658 13659 13660 13661 13662 13663 13664 13665 13666 13667 13668 13669 13670 13671 13672 13673 13674 13675 13676 13677 13678 13679 13680 13681 13682 13683 13684 13685 13686 13687 13688 13689 13690 13691 13692 13693 13694 13695 13696 13697 13698 13699 13700 13701 13702 13703 13704 13705 13706 13707 13708 13709 13710 13711 13712 13713 13714 13715 13716 13717 13718 13719 13720 13721 13722 13723 13724 13725 13726 13727 13728 13729 13730 13731 13732 13733 13734 13735 13736 13737 13738 13739 13740 13741 13742 13743 13744 13745 13746 13747 13748 13749 13750 13751 13752 13753 13754 13755 13756 13757 13758 13759 13760 13761 13762 13763 13764 13765 13766 13767 13768 13769 13770 13771 13772 13773 13774 13775 13776 13777 13778 13779 13780 13781 13782 13783 13784 13785 13786 13787 13788 13789 13790 13791 13792 13793 13794 13795 13796 13797 13798 13799 13800 13801 13802 13803 13804 13805 13806 13807 13808 13809 13810 13811 13812 13813 13814 13815 13816 13817 13818 13819 13820 13821 13822 13823 13824 13825 13826 13827 13828 13829 13830 13831 13832 13833 13834 13835 13836 13837 13838 13839 13840 13841 13842 13843 13844 13845 13846 13847 13848 13849 13850 13851 13852 13853 13854 13855 13856 13857 13858 13859 13860 13861 13862 13863 13864 13865 13866 13867 13868 13869 13870 13871 13872 13873 13874 13875 13876 13877 13878 13879 13880 13881 13882 13883 13884 13885 13886 13887 13888 13889 13890 13891 13892 13893 13894 13895 13896 13897 13898 13899 13900 13901 13902 13903 13904 13905 13906 13907 13908 13909 13910 13911 13912 13913 13914 13915 13916 13917 13918 13919 13920 13921 13922 13923 13924 13925 13926 13927 13928 13929 13930 13931 13932 13933 13934 13935 13936 13937 13938 13939 13940 13941 13942 13943 13944 13945 13946 13947 13948 13949 13950 13951 13952 13953 13954 13955 13956 13957 13958 13959 13960 13961 13962 13963 13964 13965 13966 13967 13968 13969 13970 13971 13972 13973 13974 13975 13976 13977 13978 13979 13980 13981 13982 13983 13984 13985 13986 13987 13988 13989 13990 13991 13992 13993 13994 13995 13996 13997 13998 13999 14000 14001 14002 14003 14004 14005 14006 14007 14008 14009 14010 14011 14012 14013 14014 14015 14016 14017 14018 14019 14020 14021 14022 14023 14024 14025 14026 14027 14028 14029 14030 14031 14032 14033 14034 14035 14036 14037 14038 14039 14040 14041 14042 14043 14044 14045 14046 14047 14048 14049 14050 14051 14052 14053 14054 14055 14056 14057 14058 14059 14060 14061 14062 14063 14064 14065 14066 14067 14068 14069 14070 14071 14072 14073 14074 14075 14076 14077 14078 14079 14080 14081 14082 14083 14084 14085 14086 14087 14088 14089 14090 14091 14092 14093 14094 14095 14096 14097 14098 14099 14100 14101 14102 14103 14104 14105 14106 14107 14108 14109 14110 14111 14112 14113 14114 14115 14116 14117 14118 14119 14120 14121 14122 14123 14124 14125 14126 14127 14128 14129 14130 14131 14132 14133 14134 14135 14136 14137 14138 14139 14140 14141 14142 14143 14144 14145 14146 14147 14148 14149 14150 14151 14152 14153 14154 14155 14156 14157 14158 14159 14160 14161 14162 14163 14164 14165 14166 14167 14168 14169 14170 14171 14172 14173 14174 14175 14176 14177 14178 14179 14180 14181 14182 14183 14184 14185 14186 14187 14188 14189 14190 14191 14192 14193 14194 14195 14196 14197 14198 14199 14200 14201 14202 14203 14204 14205 14206 14207 14208 14209 14210 14211 14212 14213 14214 14215 14216 14217 14218 14219 14220 14221 14222 14223 14224 14225 14226 14227 14228 14229 14230 14231 14232 14233 14234 14235 14236 14237 14238 14239 14240 14241 14242 14243 14244 14245 14246 14247 14248 14249 14250 14251 14252 14253 14254 14255 14256 14257 14258 14259 14260 14261 14262 14263 14264 14265 14266 14267 14268 14269 14270 14271 14272 14273 14274 14275 14276 14277 14278 14279 14280 14281 14282 14283 14284 14285 14286 14287 14288 14289 14290 14291 14292 14293 14294 14295 14296 14297 14298 14299 14300 14301 14302 14303 14304 14305 14306 14307 14308 14309 14310 14311 14312 14313 14314 14315 14316 14317 14318 14319 14320 14321 14322 14323 14324 14325 14326 14327 14328 14329 14330 14331 14332 14333 14334 14335 14336 14337 14338 14339 14340 14341 14342 14343 14344 14345 14346 14347 14348 14349 14350 14351 14352 14353 14354 14355 14356 14357 14358 14359 14360 14361 14362 14363 14364 14365 14366 14367 14368 14369 14370 14371 14372 14373 14374 14375 14376 14377 14378 14379 14380 14381 14382 14383 14384 14385 14386 14387 14388 14389 14390 14391 14392 14393 14394 14395 14396 14397 14398 14399 14400 14401 14402 14403 14404 14405 14406 14407 14408 14409 14410 14411 14412 14413 14414 14415 14416 14417 14418 14419 14420 14421 14422 14423 14424 14425 14426 14427 14428 14429 14430 14431 14432 14433 14434 14435 14436 14437 14438 14439 14440 14441 14442 14443 14444 14445 14446 14447 14448 14449 14450 14451 14452 14453 14454 14455 14456 14457 14458 14459 14460 14461 14462 14463 14464 14465 14466 14467 14468 14469 14470 14471 14472 14473 14474 14475 14476 14477 14478 14479 14480 14481 14482 14483 14484 14485 14486 14487 14488 14489 14490 14491 14492 14493 14494 14495 14496 14497 14498 14499 14500 14501 14502 14503 14504 14505 14506 14507 14508 14509 14510 14511 14512 14513 14514 14515 14516 14517 14518 14519 14520 14521 14522 14523 14524 14525 14526 14527 14528 14529 14530 14531 14532 14533 14534 14535 14536 14537 14538 14539 14540 14541 14542 14543 14544 14545 14546 14547 14548 14549 14550 14551 14552 14553 14554 14555 14556 14557 14558 14559 14560 14561 14562 14563 14564 14565 14566 14567 14568 14569 14570 14571 14572 14573 14574 14575 14576 14577 14578 14579 14580 14581 14582 14583 14584 14585 14586 14587 14588 14589 14590 14591 14592 14593 14594 14595 14596 14597 14598 14599 14600 14601 14602 14603 14604 14605 14606 14607 14608 14609 14610 14611 14612 14613 14614 14615 14616 14617 14618 14619 14620 14621 14622 14623 14624 14625 14626 14627 14628 14629 14630 14631 14632 14633 14634 14635 14636 14637 14638 14639 14640 14641 14642 14643 14644 14645 14646 14647 14648 14649 14650 14651 14652 14653 14654 14655 14656 14657 14658 14659 14660 14661 14662 14663 14664 14665 14666 14667 14668 14669 14670 14671 14672 14673 14674 14675 14676 14677 14678 14679 14680 14681 14682 14683 14684 14685 14686 14687 14688 14689 14690 14691 14692 14693 14694 14695 14696 14697 14698 14699 14700 14701 14702 14703 14704 14705 14706 14707 14708 14709 14710 14711 14712 14713 14714 14715 14716 14717 14718 14719 14720 14721 14722 14723 14724 14725 14726 14727 14728 14729 14730 14731 14732 14733 14734 14735 14736 14737 14738 14739 14740 14741 14742 14743 14744 14745 14746 14747 14748 14749 14750 14751 14752 14753 14754 14755 14756 14757 14758 14759 14760 14761 14762 14763 14764 14765 14766 14767 14768 14769 14770 14771 14772 14773 14774 14775 14776 14777 14778 14779 14780 14781 14782 14783 14784 14785 14786 14787 14788 14789 14790 14791 14792 14793 14794 14795 14796 14797 14798 14799 14800 14801 14802 14803 14804 14805 14806 14807 14808 14809 14810 14811 14812 14813 14814 14815 14816 14817 14818 14819 14820 14821 14822 14823 14824 14825 14826 14827 14828 14829 14830 14831 14832 14833 14834 14835 14836 14837 14838 14839 14840 14841 14842 14843 14844 14845 14846 14847 14848 14849 14850 14851 14852 14853 14854 14855 14856 14857 14858 14859 14860 14861 14862 14863 14864 14865 14866 14867 14868 14869 14870 14871 14872 14873 14874 14875 14876 14877 14878 14879 14880 14881 14882 14883 14884 14885 14886 14887 14888 14889 14890 14891 14892 14893 14894 14895 14896 14897 14898 14899 14900 14901 14902 14903 14904 14905 14906 14907 14908 14909 14910 14911 14912 14913 14914 14915 14916 14917 14918 14919 14920 14921 14922 14923 14924 14925 14926 14927 14928 14929 14930 14931 14932 14933 14934 14935 14936 14937 14938 14939 14940 14941 14942 14943 14944 14945 14946 14947 14948 14949 14950 14951 14952 14953 14954 14955 14956 14957 14958 14959 14960 14961 14962 14963 14964 14965 14966 14967 14968 14969 14970 14971 14972 14973 14974 14975 14976 14977 14978 14979 14980 14981 14982 14983 14984 14985 14986 14987 14988 14989 14990 14991 14992 14993 14994 14995 14996 14997 14998 14999 15000 15001 15002 15003 15004 15005 15006 15007 15008 15009 15010 15011 15012 15013 15014 15015 15016 15017 15018 15019 15020 15021 15022 15023 15024 15025 15026 15027 15028 15029 15030 15031 15032 15033 15034 15035 15036 15037 15038 15039 15040 15041 15042 15043 15044 15045 15046 15047 15048 15049 15050 15051 15052 15053 15054 15055 15056 15057 15058 15059 15060 15061 15062 15063 15064 15065 15066 15067 15068 15069 15070 15071 15072 15073 15074 15075 15076 15077 15078 15079 15080 15081 15082 15083 15084 15085 15086 15087 15088 15089 15090 15091 15092 15093 15094 15095 15096 15097 15098 15099 15100 15101 15102 15103 15104 15105 15106 15107 15108 15109 15110 15111 15112 15113 15114 15115 15116 15117 15118 15119 15120 15121 15122 15123 15124 15125 15126 15127 15128 15129 15130 15131 15132 15133 15134 15135 15136 15137 15138 15139 15140 15141 15142 15143 15144 15145 15146 15147 15148 15149 15150 15151 15152 15153 15154 15155 15156 15157 15158 15159 15160 15161 15162 15163 15164 15165 15166 15167 15168 15169 15170 15171 15172 15173 15174 15175 15176 15177 15178 15179 15180 15181 15182 15183 15184 15185 15186 15187 15188 15189 15190 15191 15192 15193 15194 15195 15196 15197 15198 15199 15200 15201 15202 15203 15204 15205 15206 15207 15208 15209 15210 15211 15212 15213 15214 15215 15216 15217 15218 15219 15220 15221 15222 15223 15224 15225 15226 15227 15228 15229 15230 15231 15232 15233 15234 15235 15236 15237 15238 15239 15240 15241 15242 15243 15244 15245 15246 15247 15248 15249 15250 15251 15252 15253 15254 15255 15256 15257 15258 15259 15260 15261 15262 15263 15264 15265 15266 15267 15268 15269 15270 15271 15272 15273 15274 15275 15276 15277 15278 15279 15280 15281 15282 15283 15284 15285 15286 15287 15288 15289 15290 15291 15292 15293 15294 15295 15296 15297 15298 15299 15300 15301 15302 15303 15304 15305 15306 15307 15308 15309 15310 15311 15312 15313 15314 15315 15316 15317 15318 15319 15320 15321 15322 15323 15324 15325 15326 15327 15328 15329 15330 15331 15332 15333 15334 15335 15336 15337 15338 15339 15340 15341 15342 15343 15344 15345 15346 15347 15348 15349 15350 15351 15352 15353 15354 15355 15356 15357 15358 15359 15360 15361 15362 15363 15364 15365 15366 15367 15368 15369 15370 15371 15372 15373 15374 15375 15376 15377 15378 15379 15380 15381 15382 15383 15384 15385 15386 15387 15388 15389 15390 15391 15392 15393 15394 15395 15396 15397 15398 15399 15400 15401 15402 15403 15404 15405 15406 15407 15408 15409 15410 15411 15412 15413 15414 15415 15416 15417 15418 15419 15420 15421 15422 15423 15424 15425 15426 15427 15428 15429 15430 15431 15432 15433 15434 15435 15436 15437 15438 15439 15440 15441 15442 15443 15444 15445 15446 15447 15448 15449 15450 15451 15452 15453 15454 15455 15456 15457 15458 15459 15460 15461 15462 15463 15464 15465 15466 15467 15468 15469 15470 15471 15472 15473 15474 15475 15476 15477 15478 15479 15480 15481 15482 15483 15484 15485 15486 15487 15488 15489 15490 15491 15492 15493 15494 15495 15496 15497 15498 15499 15500 15501 15502 15503 15504 15505 15506 15507 15508 15509 15510 15511 15512 15513 15514 15515 15516 15517 15518 15519 15520 15521 15522 15523 15524 15525 15526 15527 15528 15529 15530 15531 15532 15533 15534 15535 15536 15537 15538 15539 15540 15541 15542 15543 15544 15545 15546 15547 15548 15549 15550 15551 15552 15553 15554 15555 15556 15557 15558 15559 15560 15561 15562 15563 15564 15565 15566 15567 15568 15569 15570 15571 15572 15573 15574 15575 15576 15577 15578 15579 15580 15581 15582 15583 15584 15585 15586 15587 15588 15589 15590 15591 15592 15593 15594 15595 15596 15597 15598 15599 15600 15601 15602 15603 15604 15605 15606 15607 15608 15609 15610 15611 15612 15613 15614 15615 15616 15617 15618 15619 15620 15621 15622 15623 15624 15625 15626 15627 15628 15629 15630 15631 15632 15633 15634 15635 15636 15637 15638 15639 15640 15641 15642 15643 15644 15645 15646 15647 15648 15649 15650 15651 15652 15653 15654 15655 15656 15657 15658 15659 15660 15661 15662 15663 15664 15665 15666 15667 15668 15669 15670 15671 15672 15673 15674 15675 15676 15677 15678 15679 15680 15681 15682 15683 15684 15685 15686 15687 15688 15689 15690 15691 15692 15693 15694 15695 15696 15697 15698 15699 15700 15701 15702 15703 15704 15705 15706 15707 15708 15709 15710 15711 15712 15713 15714 15715 15716 15717 15718 15719 15720 15721 15722 15723 15724 15725 15726 15727 15728 15729 15730 15731 15732 15733 15734 15735 15736 15737 15738 15739 15740 15741 15742 15743 15744 15745 15746 15747 15748 15749 15750 15751 15752 15753 15754 15755 15756 15757 15758 15759 15760 15761 15762 15763 15764 15765 15766 15767 15768 15769 15770 15771 15772 15773 15774 15775 15776 15777 15778 15779 15780 15781 15782 15783 15784 15785 15786 15787 15788 15789 15790 15791 15792 15793 15794 15795 15796 15797 15798 15799 15800 15801 15802 15803 15804 15805 15806 15807 15808 15809 15810 15811 15812 15813 15814 15815 15816 15817 15818 15819 15820 15821 15822 15823 15824 15825 15826 15827 15828 15829 15830 15831 15832 15833 15834 15835 15836 15837 15838 15839 15840 15841 15842 15843 15844 15845 15846 15847 15848 15849 15850 15851 15852 15853 15854 15855 15856 15857 15858 15859 15860 15861 15862 15863 15864 15865 15866 15867 15868 15869 15870 15871 15872 15873 15874 15875 15876 15877 15878 15879 15880 15881 15882 15883 15884 15885 15886 15887 15888 15889 15890 15891 15892 15893 15894 15895 15896 15897 15898 15899 15900 15901 15902 15903 15904 15905 15906 15907 15908 15909 15910 15911 15912 15913 15914 15915 15916 15917 15918 15919 15920 15921 15922 15923 15924 15925 15926 15927 15928 15929 15930 15931 15932 15933 15934 15935 15936 15937 15938 15939 15940 15941 15942 15943 15944 15945 15946 15947 15948 15949 15950 15951 15952 15953 15954 15955 15956 15957 15958 15959 15960 15961 15962 15963 15964 15965 15966 15967 15968 15969 15970 15971 15972 15973 15974 15975 15976 15977 15978 15979 15980 15981 15982 15983 15984 15985 15986 15987 15988 15989 15990 15991 15992 15993 15994 15995 15996 15997 15998 15999 16000 16001 16002 16003 16004 16005 16006 16007 16008 16009 16010 16011 16012 16013 16014 16015 16016 16017 16018 16019 16020 16021 16022 16023 16024 16025 16026 16027 16028 16029 16030 16031 16032 16033 16034 16035 16036 16037 16038 16039 16040 16041 16042 16043 16044 16045 16046 16047 16048 16049 16050 16051 16052 16053 16054 16055 16056 16057 16058 16059 16060 16061 16062 16063 16064 16065 16066 16067 16068 16069 16070 16071 16072 16073 16074 16075 16076 16077 16078 16079 16080 16081 16082 16083 16084 16085 16086 16087 16088 16089 16090 16091 16092 16093 16094 16095 16096 16097 16098 16099 16100 16101 16102 16103 16104 16105 16106 16107 16108 16109 16110 16111 16112 16113 16114 16115 16116 16117 16118 16119 16120 16121 16122 16123 16124 16125 16126 16127 16128 16129 16130 16131 16132 16133 16134 16135 16136 16137 16138 16139 16140 16141 16142 16143 16144 16145 16146 16147 16148 16149 16150 16151 16152 16153 16154 16155 16156 16157 16158 16159 16160 16161 16162 16163 16164 16165 16166 16167 16168 16169 16170 16171 16172 16173 16174 16175 16176 16177 16178 16179 16180 16181 16182 16183 16184 16185 16186 16187 16188 16189 16190 16191 16192 16193 16194 16195 16196 16197 16198 16199 16200 16201 16202 16203 16204 16205 16206 16207 16208 16209 16210 16211 16212 16213 16214 16215 16216 16217 16218 16219 16220 16221 16222 16223 16224 16225 16226 16227 16228 16229 16230 16231 16232 16233 16234 16235 16236 16237 16238 16239 16240 16241 16242 16243 16244 16245 16246 16247 16248 16249 16250 16251 16252 16253 16254 16255 16256 16257 16258 16259 16260 16261 16262 16263 16264 16265 16266 16267 16268 16269 16270 16271 16272 16273 16274 16275 16276 16277 16278 16279 16280 16281 16282 16283 16284 16285 16286 16287 16288 16289 16290 16291 16292 16293 16294 16295 16296 16297 16298 16299 16300 16301 16302 16303 16304 16305 16306 16307 16308 16309 16310 16311 16312 16313 16314 16315 16316 16317 16318 16319 16320 16321 16322 16323 16324 16325 16326 16327 16328 16329 16330 16331 16332 16333 16334 16335 16336 16337 16338 16339 16340 16341 16342 16343 16344 16345 16346 16347 16348 16349 16350 16351 16352 16353 16354 16355 16356 16357 16358 16359 16360 16361 16362 16363 16364 16365 16366 16367 16368 16369 16370 16371 16372 16373 16374 16375 16376 16377 16378 16379 16380 16381 16382 16383 16384 16385 16386 16387 16388 16389 16390 16391 16392 16393 16394 16395 16396 16397 16398 16399 16400 16401 16402 16403 16404 16405 16406 16407 16408 16409 16410 16411 16412 16413 16414 16415 16416 16417 16418 16419 16420 16421 16422 16423 16424 16425 16426 16427 16428 16429 16430 16431 16432 16433 16434 16435 16436 16437 16438 16439 16440 16441 16442 16443 16444 16445 16446 16447 16448 16449 16450 16451 16452 16453 16454 16455 16456 16457 16458 16459 16460 16461 16462 16463 16464 16465 16466 16467 16468 16469 16470 16471 16472 16473 16474 16475 16476 16477 16478 16479 16480 16481 16482 16483 16484 16485 16486 16487 16488 16489 16490 16491 16492 16493 16494 16495 16496 16497 16498 16499 16500 16501 16502 16503 16504 16505 16506 16507 16508 16509 16510 16511 16512 16513 16514 16515 16516 16517 16518 16519 16520 16521 16522 16523 16524 16525 16526 16527 16528 16529 16530 16531 16532 16533 16534 16535 16536 16537 16538 16539 16540 16541 16542 16543 16544 16545 16546 16547 16548 16549 16550 16551 16552 16553 16554 16555 16556 16557 16558 16559 16560 16561 16562 16563 16564 16565 16566 16567 16568 16569 16570 16571 16572 16573 16574 16575 16576 16577 16578 16579 16580 16581 16582 16583 16584 16585 16586 16587 16588 16589 16590 16591 16592 16593 16594 16595 16596 16597 16598 16599 16600 16601 16602 16603 16604 16605 16606 16607 16608 16609 16610 16611 16612 16613 16614 16615 16616 16617 16618 16619 16620 16621 16622 16623 16624 16625 16626 16627 16628 16629 16630 16631 16632 16633 16634 16635 16636 16637 16638 16639 16640 16641 16642 16643 16644 16645 16646 16647 16648 16649 16650 16651 16652 16653 16654 16655 16656 16657 16658 16659 16660 16661 16662 16663 16664 16665 16666 16667 16668 16669 16670 16671 16672 16673 16674 16675 16676 16677 16678 16679 16680 16681 16682 16683 16684 16685 16686 16687 16688 16689 16690 16691 16692 16693 16694 16695 16696 16697 16698 16699 16700 16701 16702 16703 16704 16705 16706 16707 16708 16709 16710 16711 16712 16713 16714 16715 16716 16717 16718 16719 16720 16721 16722 16723 16724 16725 16726 16727 16728 16729 16730 16731 16732 16733 16734 16735 16736 16737 16738 16739 16740 16741 16742 16743 16744 16745 16746 16747 16748 16749 16750 16751 16752 16753 16754 16755 16756 16757 16758 16759 16760 16761 16762 16763 16764 16765 16766 16767 16768 16769 16770 16771 16772 16773 16774 16775 16776 16777 16778 16779 16780 16781 16782 16783 16784 16785 16786 16787 16788 16789 16790 16791 16792 16793 16794 16795 16796 16797 16798 16799 16800 16801 16802 16803 16804 16805 16806 16807 16808 16809 16810 16811 16812 16813 16814 16815 16816 16817 16818 16819 16820 16821 16822 16823 16824 16825 16826 16827 16828 16829 16830 16831 16832 16833 16834 16835 16836 16837 16838 16839 16840 16841 16842 16843 16844 16845 16846 16847 16848 16849 16850 16851 16852 16853 16854 16855 16856 16857 16858 16859 16860 16861 16862 16863 16864 16865 16866 16867 16868 16869 16870 16871 16872 16873 16874 16875 16876 16877 16878 16879 16880 16881 16882 16883 16884 16885 16886 16887 16888 16889 16890 16891 16892 16893 16894 16895 16896 16897 16898 16899 16900 16901 16902 16903 16904 16905 16906 16907 16908 16909 16910 16911 16912 16913 16914 16915 16916 16917 16918 16919 16920 16921 16922 16923 16924 16925 16926 16927 16928 16929 16930 16931 16932 16933 16934 16935 16936 16937 16938 16939 16940 16941 16942 16943 16944 16945 16946 16947 16948 16949 16950 16951 16952 16953 16954 16955 16956 16957 16958 16959 16960 16961 16962 16963 16964 16965 16966 16967 16968 16969 16970 16971 16972 16973 16974 16975 16976 16977 16978 16979 16980 16981 16982 16983 16984 16985 16986 16987 16988 16989 16990 16991 16992 16993 16994 16995 16996 16997 16998 16999 17000 17001 17002 17003 17004 17005 17006 17007 17008 17009 17010 17011 17012 17013 17014 17015 17016 17017 17018 17019 17020 17021 17022 17023 17024 17025 17026 17027 17028 17029 17030 17031 17032 17033 17034 17035 17036 17037 17038 17039 17040 17041 17042 17043 17044 17045 17046 17047 17048 17049 17050 17051 17052 17053 17054 17055 17056 17057 17058 17059 17060 17061 17062 17063 17064 17065 17066 17067 17068 17069 17070 17071 17072 17073 17074 17075 17076 17077 17078 17079 17080 17081 17082 17083 17084 17085 17086 17087 17088 17089 17090 17091 17092 17093 17094 17095 17096 17097 17098 17099 17100 17101 17102 17103 17104 17105 17106 17107 17108 17109 17110 17111 17112 17113 17114 17115 17116 17117 17118 17119 17120 17121 17122 17123 17124 17125 17126 17127 17128 17129 17130 17131 17132 17133 17134 17135 17136 17137 17138 17139 17140 17141 17142 17143 17144 17145 17146 17147 17148 17149 17150 17151 17152 17153 17154 17155 17156 17157 17158 17159 17160 17161 17162 17163 17164 17165 17166 17167 17168 17169 17170 17171 17172 17173 17174 17175 17176 17177 17178 17179 17180 17181 17182 17183 17184 17185 17186 17187 17188 17189 17190 17191 17192 17193 17194 17195 17196 17197 17198 17199 17200 17201 17202 17203 17204 17205 17206 17207 17208 17209 17210 17211 17212 17213 17214 17215 17216 17217 17218 17219 17220 17221 17222 17223 17224 17225 17226 17227 17228 17229 17230 17231 17232 17233 17234 17235 17236 17237 17238 17239 17240 17241 17242 17243 17244 17245 17246 17247 17248 17249 17250 17251 17252 17253 17254 17255 17256 17257 17258 17259 17260 17261 17262 17263 17264 17265 17266 17267 17268 17269 17270 17271 17272 17273 17274 17275 17276 17277 17278 17279 17280 17281 17282 17283 17284 17285 17286 17287 17288 17289 17290 17291 17292 17293 17294 17295 17296 17297 17298 17299 17300 17301 17302 17303 17304 17305 17306 17307 17308 17309 17310 17311 17312 17313 17314 17315 17316 17317 17318 17319 17320 17321 17322 17323 17324 17325 17326 17327 17328 17329 17330 17331 17332 17333 17334 17335 17336 17337 17338 17339 17340 17341 17342 17343 17344 17345 17346 17347 17348 17349 17350 17351 17352 17353 17354 17355 17356 17357 17358 17359 17360 17361 17362 17363 17364 17365 17366 17367 17368 17369 17370 17371 17372 17373 17374 17375 17376 17377 17378 17379 17380 17381 17382 17383 17384 17385 17386 17387 17388 17389 17390 17391 17392 17393 17394 17395 17396 17397 17398 17399 17400 17401 17402 17403 17404 17405 17406 17407 17408 17409 17410 17411 17412 17413 17414 17415 17416 17417 17418 17419 17420 17421 17422 17423 17424 17425 17426 17427 17428 17429 17430 17431 17432 17433 17434 17435 17436 17437 17438 17439 17440 17441 17442 17443 17444 17445 17446 17447 17448 17449 17450 17451 17452 17453 17454 17455 17456 17457 17458 17459 17460 17461 17462 17463 17464 17465 17466 17467 17468 17469 17470 17471 17472 17473 17474 17475 17476 17477 17478 17479 17480 17481 17482 17483 17484 17485 17486 17487 17488 17489 17490 17491 17492 17493 17494 17495 17496 17497 17498 17499 17500 17501 17502 17503 17504 17505 17506 17507 17508 17509 17510 17511 17512 17513 17514 17515 17516 17517 17518 17519 17520 17521 17522 17523 17524 17525 17526 17527 17528 17529 17530 17531 17532 17533 17534 17535 17536 17537 17538 17539 17540 17541 17542 17543 17544 17545 17546 17547 17548 17549 17550 17551 17552 17553 17554 17555 17556 17557 17558 17559 17560 17561 17562 17563 17564 17565 17566 17567 17568 17569 17570 17571 17572 17573 17574 17575 17576 17577 17578 17579 17580 17581 17582 17583 17584 17585 17586 17587 17588 17589 17590 17591 17592 17593 17594 17595 17596 17597 17598 17599 17600 17601 17602 17603 17604 17605 17606 17607 17608 17609 17610 17611 17612 17613 17614 17615 17616 17617 17618 17619 17620 17621 17622 17623 17624 17625 17626 17627 17628 17629 17630 17631 17632 17633 17634 17635 17636 17637 17638 17639 17640 17641 17642 17643 17644 17645 17646 17647 17648 17649 17650 17651 17652 17653 17654 17655 17656 17657 17658 17659 17660 17661 17662 17663 17664 17665 17666 17667 17668 17669 17670 17671 17672 17673 17674 17675 17676 17677 17678 17679 17680 17681 17682 17683 17684 17685 17686 17687 17688 17689 17690 17691 17692 17693 17694 17695 17696 17697 17698 17699 17700 17701 17702 17703 17704 17705 17706 17707 17708 17709 17710 17711 17712 17713 17714 17715 17716 17717 17718 17719 17720 17721 17722 17723 17724 17725 17726 17727 17728 17729 17730 17731 17732 17733 17734 17735 17736 17737 17738 17739 17740 17741 17742 17743 17744 17745 17746 17747 17748 17749 17750 17751 17752 17753 17754 17755 17756 17757 17758 17759 17760 17761 17762 17763 17764 17765 17766 17767 17768 17769 17770 17771 17772 17773 17774 17775 17776 17777 17778 17779 17780 17781 17782 17783 17784 17785 17786 17787 17788 17789 17790 17791 17792 17793 17794 17795 17796 17797 17798 17799 17800 17801 17802 17803 17804 17805 17806 17807 17808 17809 17810 17811 17812 17813 17814 17815 17816 17817 17818 17819 17820 17821 17822 17823 17824 17825 17826 17827 17828 17829 17830 17831 17832 17833 17834 17835 17836 17837 17838 17839 17840 17841 17842 17843 17844 17845 17846 17847 17848 17849 17850 17851 17852 17853 17854 17855 17856 17857 17858 17859 17860 17861 17862 17863 17864 17865 17866 17867 17868 17869 17870 17871 17872 17873 17874 17875 17876 17877 17878 17879 17880 17881 17882 17883 17884 17885 17886 17887 17888 17889 17890 17891 17892 17893 17894 17895 17896 17897 17898 17899 17900 17901 17902 17903 17904 17905 17906 17907 17908 17909 17910 17911 17912 17913 17914 17915 17916 17917 17918 17919 17920 17921 17922 17923 17924 17925 17926 17927 17928 17929 17930 17931 17932 17933 17934 17935 17936 17937 17938 17939 17940 17941 17942 17943 17944 17945 17946 17947 17948 17949 17950 17951 17952 17953 17954 17955 17956 17957 17958 17959 17960 17961 17962 17963 17964 17965 17966 17967 17968 17969 17970 17971 17972 17973 17974 17975 17976 17977 17978 17979 17980 17981 17982 17983 17984 17985 17986 17987 17988 17989 17990 17991 17992 17993 17994 17995 17996 17997 17998 17999 18000 18001 18002 18003 18004 18005 18006 18007 18008 18009 18010 18011 18012 18013 18014 18015 18016 18017 18018 18019 18020 18021 18022 18023 18024 18025 18026 18027 18028 18029 18030 18031 18032 18033 18034 18035 18036 18037 18038 18039 18040 18041 18042 18043 18044 18045 18046 18047 18048 18049 18050 18051 18052 18053 18054 18055 18056 18057 18058 18059 18060 18061 18062 18063 18064 18065 18066 18067 18068 18069 18070 18071 18072 18073 18074 18075 18076 18077 18078 18079 18080 18081 18082 18083 18084 18085 18086 18087 18088 18089 18090 18091 18092 18093 18094 18095 18096 18097 18098 18099 18100 18101 18102 18103 18104 18105 18106 18107 18108 18109 18110 18111 18112 18113 18114 18115 18116 18117 18118 18119 18120 18121 18122 18123 18124 18125 18126 18127 18128 18129 18130 18131 18132 18133 18134 18135 18136 18137 18138 18139 18140 18141 18142 18143 18144 18145 18146 18147 18148 18149 18150 18151 18152 18153 18154 18155 18156 18157 18158 18159 18160 18161 18162 18163 18164 18165 18166 18167 18168 18169 18170 18171 18172 18173 18174 18175 18176 18177 18178 18179 18180 18181 18182 18183 18184 18185 18186 18187 18188 18189 18190 18191 18192 18193 18194 18195 18196 18197 18198 18199 18200 18201 18202 18203 18204 18205 18206 18207 18208 18209 18210 18211 18212 18213 18214 18215 18216 18217 18218 18219 18220 18221 18222 18223 18224 18225 18226 18227 18228 18229 18230 18231 18232 18233 18234 18235 18236 18237 18238 18239 18240 18241 18242 18243 18244 18245 18246 18247 18248 18249 18250 18251 18252 18253 18254 18255 18256 18257 18258 18259 18260 18261 18262 18263 18264 18265 18266 18267 18268 18269 18270 18271 18272 18273 18274 18275 18276 18277 18278 18279 18280 18281 18282 18283 18284 18285 18286 18287 18288 18289 18290 18291 18292 18293 18294 18295 18296 18297 18298 18299 18300 18301 18302 18303 18304 18305 18306 18307 18308 18309 18310 18311 18312 18313 18314 18315 18316 18317 18318 18319 18320 18321 18322 18323 18324 18325 18326 18327 18328 18329 18330 18331 18332 18333 18334 18335 18336 18337 18338 18339 18340 18341 18342 18343 18344 18345 18346 18347 18348 18349 18350 18351 18352 18353 18354 18355 18356 18357 18358 18359 18360 18361 18362 18363 18364 18365 18366 18367 18368 18369 18370 18371 18372 18373 18374 18375 18376 18377 18378 18379 18380 18381 18382 18383 18384 18385 18386 18387 18388 18389 18390 18391 18392 18393 18394 18395 18396 18397 18398 18399 18400 18401 18402 18403 18404 18405 18406 18407 18408 18409 18410 18411 18412 18413 18414 18415 18416 18417 18418 18419 18420 18421 18422 18423 18424 18425 18426 18427 18428 18429 18430 18431 18432 18433 18434 18435 18436 18437 18438 18439 18440 18441 18442 18443 18444 18445 18446 18447 18448 18449 18450 18451 18452 18453 18454 18455 18456 18457 18458 18459 18460 18461 18462 18463 18464 18465 18466 18467 18468 18469 18470 18471 18472 18473 18474 18475 18476 18477 18478 18479 18480 18481 18482 18483 18484 18485 18486 18487 18488 18489 18490 18491 18492 18493 18494 18495 18496 18497 18498 18499 18500 18501 18502 18503 18504 18505 18506 18507 18508 18509 18510 18511 18512 18513 18514 18515 18516 18517 18518 18519 18520 18521 18522 18523 18524 18525 18526 18527 18528 18529 18530 18531 18532 18533 18534 18535 18536 18537 18538 18539 18540 18541 18542 18543 18544 18545 18546 18547 18548 18549 18550 18551 18552 18553 18554 18555 18556 18557 18558 18559 18560 18561 18562 18563 18564 18565 18566 18567 18568 18569 18570 18571 18572 18573 18574 18575 18576 18577 18578 18579 18580 18581 18582 18583 18584 18585 18586 18587 18588 18589 18590 18591 18592 18593 18594 18595 18596 18597 18598 18599 18600 18601 18602 18603 18604 18605 18606 18607 18608 18609 18610 18611 18612 18613 18614 18615 18616 18617 18618 18619 18620 18621 18622 18623 18624 18625 18626 18627 18628 18629 18630 18631 18632 18633 18634 18635 18636 18637 18638 18639 18640 18641 18642 18643 18644 18645 18646 18647 18648 18649 18650 18651 18652 18653 18654 18655 18656 18657 18658 18659 18660 18661 18662 18663 18664 18665 18666 18667 18668 18669 18670 18671 18672 18673 18674 18675 18676 18677 18678 18679 18680 18681 18682 18683 18684 18685 18686 18687 18688 18689 18690 18691 18692 18693 18694 18695 18696 18697 18698 18699 18700 18701 18702 18703 18704 18705 18706 18707 18708 18709 18710 18711 18712 18713 18714 18715 18716 18717 18718 18719 18720 18721 18722 18723 18724 18725 18726 18727 18728 18729 18730 18731 18732 18733 18734 18735 18736 18737 18738 18739 18740 18741 18742 18743 18744 18745 18746 18747 18748 18749 18750 18751 18752 18753 18754 18755 18756 18757 18758 18759 18760 18761 18762 18763 18764 18765 18766 18767 18768 18769 18770 18771 18772 18773 18774 18775 18776 18777 18778 18779 18780 18781 18782 18783 18784 18785 18786 18787 18788 18789 18790 18791 18792 18793 18794 18795 18796 18797 18798 18799 18800 18801 18802 18803 18804 18805 18806 18807 18808 18809 18810 18811 18812 18813 18814 18815 18816 18817 18818 18819 18820 18821 18822 18823 18824 18825 18826 18827 18828 18829 18830 18831 18832 18833 18834 18835 18836 18837 18838 18839 18840 18841 18842 18843 18844 18845 18846 18847 18848 18849 18850 18851 18852 18853 18854 18855 18856 18857 18858 18859 18860 18861 18862 18863 18864 18865 18866 18867 18868 18869 18870 18871 18872 18873 18874 18875 18876 18877 18878 18879 18880 18881 18882 18883 18884 18885 18886 18887 18888 18889 18890 18891 18892 18893 18894 18895 18896 18897 18898 18899 18900 18901 18902 18903 18904 18905 18906 18907 18908 18909 18910 18911 18912 18913 18914 18915 18916 18917 18918 18919 18920 18921 18922 18923 18924 18925 18926 18927 18928 18929 18930 18931 18932 18933 18934 18935 18936 18937 18938 18939 18940 18941 18942 18943 18944 18945 18946 18947 18948 18949 18950 18951 18952 18953 18954 18955 18956 18957 18958 18959 18960 18961 18962 18963 18964 18965 18966 18967 18968 18969 18970 18971 18972 18973 18974 18975 18976 18977 18978 18979 18980 18981 18982 18983 18984 18985 18986 18987 18988 18989 18990 18991 18992 18993 18994 18995 18996 18997 18998 18999 19000 19001 19002 19003 19004 19005 19006 19007 19008 19009 19010 19011 19012 19013 19014 19015 19016 19017 19018 19019 19020 19021 19022 19023 19024 19025 19026 19027 19028 19029 19030 19031 19032 19033 19034 19035 19036 19037 19038 19039 19040 19041 19042 19043 19044 19045 19046 19047 19048 19049 19050 19051 19052 19053 19054 19055 19056 19057 19058 19059 19060 19061 19062 19063 19064 19065 19066 19067 19068 19069 19070 19071 19072 19073 19074 19075 19076 19077 19078 19079 19080 19081 19082 19083 19084 19085 19086 19087 19088 19089 19090 19091 19092 19093 19094 19095 19096 19097 19098 19099 19100 19101 19102 19103 19104 19105 19106 19107 19108 19109 19110 19111 19112 19113 19114 19115 19116 19117 19118 19119 19120 19121 19122 19123 19124 19125 19126 19127 19128 19129 19130 19131 19132 19133 19134 19135 19136 19137 19138 19139 19140 19141 19142 19143 19144 19145 19146 19147 19148 19149 19150 19151 19152 19153 19154 19155 19156 19157 19158 19159 19160 19161 19162 19163 19164 19165 19166 19167 19168 19169 19170 19171 19172 19173 19174 19175 19176 19177 19178 19179 19180 19181 19182 19183 19184 19185 19186 19187 19188 19189 19190 19191 19192 19193 19194 19195 19196 19197 19198 19199 19200 19201 19202 19203 19204 19205 19206 19207 19208 19209 19210 19211 19212 19213 19214 19215 19216 19217 19218 19219 19220 19221 19222 19223 19224 19225 19226 19227 19228 19229 19230 19231 19232 19233 19234 19235 19236 19237 19238 19239 19240 19241 19242 19243 19244 19245 19246 19247 19248 19249 19250 19251 19252 19253 19254 19255 19256 19257 19258 19259 19260 19261 19262 19263 19264 19265 19266 19267 19268 19269 19270 19271 19272 19273 19274 19275 19276 19277 19278 19279 19280 19281 19282 19283 19284 19285 19286 19287 19288 19289 19290 19291 19292 19293 19294 19295 19296 19297 19298 19299 19300 19301 19302 19303 19304 19305 19306 19307 19308 19309 19310 19311 19312 19313 19314 19315 19316 19317 19318 19319 19320 19321 19322 19323 19324 19325 19326 19327 19328 19329 19330 19331 19332 19333 19334 19335 19336 19337 19338 19339 19340 19341 19342 19343 19344 19345 19346 19347 19348 19349 19350 19351 19352 19353 19354 19355 19356 19357 19358 19359 19360 19361 19362 19363 19364 19365 19366 19367 19368 19369 19370 19371 19372 19373 19374 19375 19376 19377 19378 19379 19380 19381 19382 19383 19384 19385 19386 19387 19388 19389 19390 19391 19392 19393 19394 19395 19396 19397 19398 19399 19400 19401 19402 19403 19404 19405 19406 19407 19408 19409 19410 19411 19412 19413 19414 19415 19416 19417 19418 19419 19420 19421 19422 19423 19424 19425 19426 19427 19428 19429 19430 19431 19432 19433 19434 19435 19436 19437 19438 19439 19440 19441 19442 19443 19444 19445 19446 19447 19448 19449 19450 19451 19452 19453 19454 19455 19456 19457 19458 19459 19460 19461 19462 19463 19464 19465 19466 19467 19468 19469 19470 19471 19472 19473 19474 19475 19476 19477 19478 19479 19480 19481 19482 19483 19484 19485 19486 19487 19488 19489 19490 19491 19492 19493 19494 19495 19496 19497 19498 19499 19500 19501 19502 19503 19504 19505 19506 19507 19508 19509 19510 19511 19512 19513 19514 19515 19516 19517 19518 19519 19520 19521 19522 19523 19524 19525 19526 19527 19528 19529 19530 19531 19532 19533 19534 19535 19536 19537 19538 19539 19540 19541 19542 19543 19544 19545 19546 19547 19548 19549 19550 19551 19552 19553 19554 19555 19556 19557 19558 19559 19560 19561 19562 19563 19564 19565 19566 19567 19568 19569 19570 19571 19572 19573 19574 19575 19576 19577 19578 19579 19580 19581 19582 19583 19584 19585 19586 19587 19588 19589 19590 19591 19592 19593 19594 19595 19596 19597 19598 19599 19600 19601 19602 19603 19604 19605 19606 19607 19608 19609 19610 19611 19612 19613 19614 19615 19616 19617 19618 19619 19620 19621 19622 19623 19624 19625 19626 19627 19628 19629 19630 19631 19632 19633 19634 19635 19636 19637 19638 19639 19640 19641 19642 19643 19644 19645 19646 19647 19648 19649 19650 19651 19652 19653 19654 19655 19656 19657 19658 19659 19660 19661 19662 19663 19664 19665 19666 19667 19668 19669 19670 19671 19672 19673 19674 19675 19676 19677 19678 19679 19680 19681 19682 19683 19684 19685 19686 19687 19688 19689 19690 19691 19692 19693 19694 19695 19696 19697 19698 19699 19700 19701 19702 19703 19704 19705 19706 19707 19708 19709 19710 19711 19712 19713 19714 19715 19716 19717 19718 19719 19720 19721 19722 19723 19724 19725 19726 19727 19728 19729 19730 19731 19732 19733 19734 19735 19736 19737 19738 19739 19740 19741 19742 19743 19744 19745 19746 19747 19748 19749 19750 19751 19752 19753 19754 19755 19756 19757 19758 19759 19760 19761 19762 19763 19764 19765 19766 19767 19768 19769 19770 19771 19772 19773 19774 19775 19776 19777 19778 19779 19780 19781 19782 19783 19784 19785 19786 19787 19788 19789 19790 19791 19792 19793 19794 19795 19796 19797 19798 19799 19800 19801 19802 19803 19804 19805 19806 19807 19808 19809 19810 19811 19812 19813 19814 19815 19816 19817 19818 19819 19820 19821 19822 19823 19824 19825 19826 19827 19828 19829 19830 19831 19832 19833 19834 19835 19836 19837 19838 19839 19840 19841 19842 19843 19844 19845 19846 19847 19848 19849 19850 19851 19852 19853 19854 19855 19856 19857 19858 19859 19860 19861 19862 19863 19864 19865 19866 19867 19868 19869 19870 19871 19872 19873 19874 19875 19876 19877 19878 19879 19880 19881 19882 19883 19884 19885 19886 19887 19888 19889 19890 19891 19892 19893 19894 19895 19896 19897 19898 19899 19900 19901 19902 19903 19904 19905 19906 19907 19908 19909 19910 19911 19912 19913 19914 19915 19916 19917 19918 19919 19920 19921 19922 19923 19924 19925 19926 19927 19928 19929 19930 19931 19932 19933 19934 19935 19936 19937 19938 19939 19940 19941 19942 19943 19944 19945 19946 19947 19948 19949 19950 19951 19952 19953 19954 19955 19956 19957 19958 19959 19960 19961 19962 19963 19964 19965 19966 19967 19968 19969 19970 19971 19972 19973 19974 19975 19976 19977 19978 19979 19980 19981 19982 19983 19984 19985 19986 19987 19988 19989 19990 19991 19992 19993 19994 19995 19996 19997 19998 19999 20000 20001 20002 20003 20004 20005 20006 20007 20008 20009 20010 20011 20012 20013 20014 20015 20016 20017 20018 20019 20020 20021 20022 20023 20024 20025 20026 20027 20028 20029 20030 20031 20032 20033 20034 20035 20036 20037 20038 20039 20040 20041 20042 20043 20044 20045 20046 20047 20048 20049 20050 20051 20052 20053 20054 20055 20056 20057 20058 20059 20060 20061 20062 20063 20064 20065 20066 20067 20068 20069 20070 20071 20072 20073 20074 20075 20076 20077 20078 20079 20080 20081 20082 20083 20084 20085 20086 20087 20088 20089 20090 20091 20092 20093 20094 20095 20096 20097 20098 20099 20100 20101 20102 20103 20104 20105 20106 20107 20108 20109 20110 20111 20112 20113 20114 20115 20116 20117 20118 20119 20120 20121 20122 20123 20124 20125 20126 20127 20128 20129 20130 20131 20132 20133 20134 20135 20136 20137 20138 20139 20140 20141 20142 20143 20144 20145 20146 20147 20148 20149 20150 20151 20152 20153 20154 20155 20156 20157 20158 20159 20160 20161 20162 20163 20164 20165 20166 20167 20168 20169 20170 20171 20172 20173 20174 20175 20176 20177 20178 20179 20180 20181 20182 20183 20184 20185 20186 20187 20188 20189 20190 20191 20192 20193 20194 20195 20196 20197 20198 20199 20200 20201 20202 20203 20204 20205 20206 20207 20208 20209 20210 20211 20212 20213 20214 20215 20216 20217 20218 20219 20220 20221 20222 20223 20224 20225 20226 20227 20228 20229 20230 20231 20232 20233 20234 20235 20236 20237 20238 20239 20240 20241 20242 20243 20244 20245 20246 20247 20248 20249 20250 20251 20252 20253 20254 20255 20256 20257 20258 20259 20260 20261 20262 20263 20264 20265 20266 20267 20268 20269 20270 20271 20272 20273 20274 20275 20276 20277 20278 20279 20280 20281 20282 20283 20284 20285 20286 20287 20288 20289 20290 20291 20292 20293 20294 20295 20296 20297 20298 20299 20300 20301 20302 20303 20304 20305 20306 20307 20308 20309 20310 20311 20312 20313 20314 20315 20316 20317 20318 20319 20320 20321 20322 20323 20324 20325 20326 20327 20328 20329 20330 20331 20332 20333 20334 20335 20336 20337 20338 20339 20340 20341 20342 20343 20344 20345 20346 20347 20348 20349 20350 20351 20352 20353 20354 20355 20356 20357 20358 20359 20360 20361 20362 20363 20364 20365 20366 20367 20368 20369 20370 20371 20372 20373 20374 20375 20376 20377 20378 20379 20380 20381 20382 20383 20384 20385 20386 20387 20388 20389 20390 20391 20392 20393 20394 20395 20396 20397 20398 20399 20400 20401 20402 20403 20404 20405 20406 20407 20408 20409 20410 20411 20412 20413 20414 20415 20416 20417 20418 20419 20420 20421 20422 20423 20424 20425 20426 20427 20428 20429 20430 20431 20432 20433 20434 20435 20436 20437 20438 20439 20440 20441 20442 20443 20444 20445 20446 20447 20448 20449 20450 20451 20452 20453 20454 20455 20456 20457 20458 20459 20460 20461 20462 20463 20464 20465 20466 20467 20468 20469 20470 20471 20472 20473 20474 20475 20476 20477 20478 20479 20480 20481 20482 20483 20484 20485 20486 20487 20488 20489 20490 20491 20492 20493 20494 20495 20496 20497 20498 20499 20500 20501 20502 20503 20504 20505 20506 20507 20508 20509 20510 20511 20512 20513 20514 20515 20516 20517 20518 20519 20520 20521 20522 20523 20524 20525 20526 20527 20528 20529 20530 20531 20532 20533 20534 20535 20536 20537 20538 20539 20540 20541 20542 20543 20544 20545 20546 20547 20548 20549 20550 20551 20552 20553 20554 20555 20556 20557 20558 20559 20560 20561 20562 20563 20564 20565 20566 20567 20568 20569 20570 20571 20572 20573 20574 20575 20576 20577 20578 20579 20580 20581 20582 20583 20584 20585 20586 20587 20588 20589 20590 20591 20592 20593 20594 20595 20596 20597 20598 20599 20600 20601 20602 20603 20604 20605 20606 20607 20608 20609 20610 20611 20612 20613 20614 20615 20616 20617 20618 20619 20620 20621 20622 20623 20624 20625 20626 20627 20628 20629 20630 20631 20632 20633 20634 20635 20636 20637 20638 20639 20640 20641 20642 20643 20644 20645 20646 20647 20648 20649 20650 20651 20652 20653 20654 20655 20656 20657 20658 20659 20660 20661 20662 20663 20664 20665 20666 20667 20668 20669 20670 20671 20672 20673 20674 20675 20676 20677 20678 20679 20680 20681 20682 20683 20684 20685 20686 20687 20688 20689 20690 20691 20692 20693 20694 20695 20696 20697 20698 20699 20700 20701 20702 20703 20704 20705 20706 20707 20708 20709 20710 20711 20712 20713 20714 20715 20716 20717 20718 20719 20720 20721 20722 20723 20724 20725 20726 20727 20728 20729 20730 20731 20732 20733 20734 20735 20736 20737 20738 20739 20740 20741 20742 20743 20744 20745 20746 20747 20748 20749 20750 20751 20752 20753 20754 20755 20756 20757 20758 20759 20760 20761 20762 20763 20764 20765 20766 20767 20768 20769 20770 20771 20772 20773 20774 20775 20776 20777 20778 20779 20780 20781 20782 20783 20784 20785 20786 20787 20788 20789 20790 20791 20792 20793 20794 20795 20796 20797 20798 20799 20800 20801 20802 20803 20804 20805 20806 20807 20808 20809 20810 20811 20812 20813 20814 20815 20816 20817 20818 20819 20820 20821 20822 20823 20824 20825 20826 20827 20828 20829 20830 20831 20832 20833 20834 20835 20836 | /* * GFX_8_0 Register documentation * * Copyright (C) 2014 Advanced Micro Devices, Inc. * * Permission is hereby granted, free of charge, to any person obtaining a * copy of this software and associated documentation files (the "Software"), * to deal in the Software without restriction, including without limitation * the rights to use, copy, modify, merge, publish, distribute, sublicense, * and/or sell copies of the Software, and to permit persons to whom the * Software is furnished to do so, subject to the following conditions: * * The above copyright notice and this permission notice shall be included * in all copies or substantial portions of the Software. * * THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS * OR IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY, * FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT. IN NO EVENT SHALL * THE COPYRIGHT HOLDER(S) BE LIABLE FOR ANY CLAIM, DAMAGES OR OTHER LIABILITY, WHETHER IN * AN ACTION OF CONTRACT, TORT OR OTHERWISE, ARISING FROM, OUT OF OR IN * CONNECTION WITH THE SOFTWARE OR THE USE OR OTHER DEALINGS IN THE SOFTWARE. */ #ifndef GFX_8_0_SH_MASK_H #define GFX_8_0_SH_MASK_H #define CB_BLEND_RED__BLEND_RED_MASK 0xffffffff #define CB_BLEND_RED__BLEND_RED__SHIFT 0x0 #define CB_BLEND_GREEN__BLEND_GREEN_MASK 0xffffffff #define CB_BLEND_GREEN__BLEND_GREEN__SHIFT 0x0 #define CB_BLEND_BLUE__BLEND_BLUE_MASK 0xffffffff #define CB_BLEND_BLUE__BLEND_BLUE__SHIFT 0x0 #define CB_BLEND_ALPHA__BLEND_ALPHA_MASK 0xffffffff #define CB_BLEND_ALPHA__BLEND_ALPHA__SHIFT 0x0 #define CB_DCC_CONTROL__OVERWRITE_COMBINER_DISABLE_MASK 0x1 #define CB_DCC_CONTROL__OVERWRITE_COMBINER_DISABLE__SHIFT 0x0 #define CB_DCC_CONTROL__OVERWRITE_COMBINER_MRT_SHARING_DISABLE_MASK 0x2 #define CB_DCC_CONTROL__OVERWRITE_COMBINER_MRT_SHARING_DISABLE__SHIFT 0x1 #define CB_DCC_CONTROL__OVERWRITE_COMBINER_WATERMARK_MASK 0x7c #define CB_DCC_CONTROL__OVERWRITE_COMBINER_WATERMARK__SHIFT 0x2 #define CB_COLOR_CONTROL__DEGAMMA_ENABLE_MASK 0x8 #define CB_COLOR_CONTROL__DEGAMMA_ENABLE__SHIFT 0x3 #define CB_COLOR_CONTROL__MODE_MASK 0x70 #define CB_COLOR_CONTROL__MODE__SHIFT 0x4 #define CB_COLOR_CONTROL__ROP3_MASK 0xff0000 #define CB_COLOR_CONTROL__ROP3__SHIFT 0x10 #define CB_BLEND0_CONTROL__COLOR_SRCBLEND_MASK 0x1f #define CB_BLEND0_CONTROL__COLOR_SRCBLEND__SHIFT 0x0 #define CB_BLEND0_CONTROL__COLOR_COMB_FCN_MASK 0xe0 #define CB_BLEND0_CONTROL__COLOR_COMB_FCN__SHIFT 0x5 #define CB_BLEND0_CONTROL__COLOR_DESTBLEND_MASK 0x1f00 #define CB_BLEND0_CONTROL__COLOR_DESTBLEND__SHIFT 0x8 #define CB_BLEND0_CONTROL__ALPHA_SRCBLEND_MASK 0x1f0000 #define CB_BLEND0_CONTROL__ALPHA_SRCBLEND__SHIFT 0x10 #define CB_BLEND0_CONTROL__ALPHA_COMB_FCN_MASK 0xe00000 #define CB_BLEND0_CONTROL__ALPHA_COMB_FCN__SHIFT 0x15 #define CB_BLEND0_CONTROL__ALPHA_DESTBLEND_MASK 0x1f000000 #define CB_BLEND0_CONTROL__ALPHA_DESTBLEND__SHIFT 0x18 #define CB_BLEND0_CONTROL__SEPARATE_ALPHA_BLEND_MASK 0x20000000 #define CB_BLEND0_CONTROL__SEPARATE_ALPHA_BLEND__SHIFT 0x1d #define CB_BLEND0_CONTROL__ENABLE_MASK 0x40000000 #define CB_BLEND0_CONTROL__ENABLE__SHIFT 0x1e #define CB_BLEND0_CONTROL__DISABLE_ROP3_MASK 0x80000000 #define CB_BLEND0_CONTROL__DISABLE_ROP3__SHIFT 0x1f #define CB_BLEND1_CONTROL__COLOR_SRCBLEND_MASK 0x1f #define CB_BLEND1_CONTROL__COLOR_SRCBLEND__SHIFT 0x0 #define CB_BLEND1_CONTROL__COLOR_COMB_FCN_MASK 0xe0 #define CB_BLEND1_CONTROL__COLOR_COMB_FCN__SHIFT 0x5 #define CB_BLEND1_CONTROL__COLOR_DESTBLEND_MASK 0x1f00 #define CB_BLEND1_CONTROL__COLOR_DESTBLEND__SHIFT 0x8 #define CB_BLEND1_CONTROL__ALPHA_SRCBLEND_MASK 0x1f0000 #define CB_BLEND1_CONTROL__ALPHA_SRCBLEND__SHIFT 0x10 #define CB_BLEND1_CONTROL__ALPHA_COMB_FCN_MASK 0xe00000 #define CB_BLEND1_CONTROL__ALPHA_COMB_FCN__SHIFT 0x15 #define CB_BLEND1_CONTROL__ALPHA_DESTBLEND_MASK 0x1f000000 #define CB_BLEND1_CONTROL__ALPHA_DESTBLEND__SHIFT 0x18 #define CB_BLEND1_CONTROL__SEPARATE_ALPHA_BLEND_MASK 0x20000000 #define CB_BLEND1_CONTROL__SEPARATE_ALPHA_BLEND__SHIFT 0x1d #define CB_BLEND1_CONTROL__ENABLE_MASK 0x40000000 #define CB_BLEND1_CONTROL__ENABLE__SHIFT 0x1e #define CB_BLEND1_CONTROL__DISABLE_ROP3_MASK 0x80000000 #define CB_BLEND1_CONTROL__DISABLE_ROP3__SHIFT 0x1f #define CB_BLEND2_CONTROL__COLOR_SRCBLEND_MASK 0x1f #define CB_BLEND2_CONTROL__COLOR_SRCBLEND__SHIFT 0x0 #define CB_BLEND2_CONTROL__COLOR_COMB_FCN_MASK 0xe0 #define CB_BLEND2_CONTROL__COLOR_COMB_FCN__SHIFT 0x5 #define CB_BLEND2_CONTROL__COLOR_DESTBLEND_MASK 0x1f00 #define CB_BLEND2_CONTROL__COLOR_DESTBLEND__SHIFT 0x8 #define CB_BLEND2_CONTROL__ALPHA_SRCBLEND_MASK 0x1f0000 #define CB_BLEND2_CONTROL__ALPHA_SRCBLEND__SHIFT 0x10 #define CB_BLEND2_CONTROL__ALPHA_COMB_FCN_MASK 0xe00000 #define CB_BLEND2_CONTROL__ALPHA_COMB_FCN__SHIFT 0x15 #define CB_BLEND2_CONTROL__ALPHA_DESTBLEND_MASK 0x1f000000 #define CB_BLEND2_CONTROL__ALPHA_DESTBLEND__SHIFT 0x18 #define CB_BLEND2_CONTROL__SEPARATE_ALPHA_BLEND_MASK 0x20000000 #define CB_BLEND2_CONTROL__SEPARATE_ALPHA_BLEND__SHIFT 0x1d #define CB_BLEND2_CONTROL__ENABLE_MASK 0x40000000 #define CB_BLEND2_CONTROL__ENABLE__SHIFT 0x1e #define CB_BLEND2_CONTROL__DISABLE_ROP3_MASK 0x80000000 #define CB_BLEND2_CONTROL__DISABLE_ROP3__SHIFT 0x1f #define CB_BLEND3_CONTROL__COLOR_SRCBLEND_MASK 0x1f #define CB_BLEND3_CONTROL__COLOR_SRCBLEND__SHIFT 0x0 #define CB_BLEND3_CONTROL__COLOR_COMB_FCN_MASK 0xe0 #define CB_BLEND3_CONTROL__COLOR_COMB_FCN__SHIFT 0x5 #define CB_BLEND3_CONTROL__COLOR_DESTBLEND_MASK 0x1f00 #define CB_BLEND3_CONTROL__COLOR_DESTBLEND__SHIFT 0x8 #define CB_BLEND3_CONTROL__ALPHA_SRCBLEND_MASK 0x1f0000 #define CB_BLEND3_CONTROL__ALPHA_SRCBLEND__SHIFT 0x10 #define CB_BLEND3_CONTROL__ALPHA_COMB_FCN_MASK 0xe00000 #define CB_BLEND3_CONTROL__ALPHA_COMB_FCN__SHIFT 0x15 #define CB_BLEND3_CONTROL__ALPHA_DESTBLEND_MASK 0x1f000000 #define CB_BLEND3_CONTROL__ALPHA_DESTBLEND__SHIFT 0x18 #define CB_BLEND3_CONTROL__SEPARATE_ALPHA_BLEND_MASK 0x20000000 #define CB_BLEND3_CONTROL__SEPARATE_ALPHA_BLEND__SHIFT 0x1d #define CB_BLEND3_CONTROL__ENABLE_MASK 0x40000000 #define CB_BLEND3_CONTROL__ENABLE__SHIFT 0x1e #define CB_BLEND3_CONTROL__DISABLE_ROP3_MASK 0x80000000 #define CB_BLEND3_CONTROL__DISABLE_ROP3__SHIFT 0x1f #define CB_BLEND4_CONTROL__COLOR_SRCBLEND_MASK 0x1f #define CB_BLEND4_CONTROL__COLOR_SRCBLEND__SHIFT 0x0 #define CB_BLEND4_CONTROL__COLOR_COMB_FCN_MASK 0xe0 #define CB_BLEND4_CONTROL__COLOR_COMB_FCN__SHIFT 0x5 #define CB_BLEND4_CONTROL__COLOR_DESTBLEND_MASK 0x1f00 #define CB_BLEND4_CONTROL__COLOR_DESTBLEND__SHIFT 0x8 #define CB_BLEND4_CONTROL__ALPHA_SRCBLEND_MASK 0x1f0000 #define CB_BLEND4_CONTROL__ALPHA_SRCBLEND__SHIFT 0x10 #define CB_BLEND4_CONTROL__ALPHA_COMB_FCN_MASK 0xe00000 #define CB_BLEND4_CONTROL__ALPHA_COMB_FCN__SHIFT 0x15 #define CB_BLEND4_CONTROL__ALPHA_DESTBLEND_MASK 0x1f000000 #define CB_BLEND4_CONTROL__ALPHA_DESTBLEND__SHIFT 0x18 #define CB_BLEND4_CONTROL__SEPARATE_ALPHA_BLEND_MASK 0x20000000 #define CB_BLEND4_CONTROL__SEPARATE_ALPHA_BLEND__SHIFT 0x1d #define CB_BLEND4_CONTROL__ENABLE_MASK 0x40000000 #define CB_BLEND4_CONTROL__ENABLE__SHIFT 0x1e #define CB_BLEND4_CONTROL__DISABLE_ROP3_MASK 0x80000000 #define CB_BLEND4_CONTROL__DISABLE_ROP3__SHIFT 0x1f #define CB_BLEND5_CONTROL__COLOR_SRCBLEND_MASK 0x1f #define CB_BLEND5_CONTROL__COLOR_SRCBLEND__SHIFT 0x0 #define CB_BLEND5_CONTROL__COLOR_COMB_FCN_MASK 0xe0 #define CB_BLEND5_CONTROL__COLOR_COMB_FCN__SHIFT 0x5 #define CB_BLEND5_CONTROL__COLOR_DESTBLEND_MASK 0x1f00 #define CB_BLEND5_CONTROL__COLOR_DESTBLEND__SHIFT 0x8 #define CB_BLEND5_CONTROL__ALPHA_SRCBLEND_MASK 0x1f0000 #define CB_BLEND5_CONTROL__ALPHA_SRCBLEND__SHIFT 0x10 #define CB_BLEND5_CONTROL__ALPHA_COMB_FCN_MASK 0xe00000 #define CB_BLEND5_CONTROL__ALPHA_COMB_FCN__SHIFT 0x15 #define CB_BLEND5_CONTROL__ALPHA_DESTBLEND_MASK 0x1f000000 #define CB_BLEND5_CONTROL__ALPHA_DESTBLEND__SHIFT 0x18 #define CB_BLEND5_CONTROL__SEPARATE_ALPHA_BLEND_MASK 0x20000000 #define CB_BLEND5_CONTROL__SEPARATE_ALPHA_BLEND__SHIFT 0x1d #define CB_BLEND5_CONTROL__ENABLE_MASK 0x40000000 #define CB_BLEND5_CONTROL__ENABLE__SHIFT 0x1e #define CB_BLEND5_CONTROL__DISABLE_ROP3_MASK 0x80000000 #define CB_BLEND5_CONTROL__DISABLE_ROP3__SHIFT 0x1f #define CB_BLEND6_CONTROL__COLOR_SRCBLEND_MASK 0x1f #define CB_BLEND6_CONTROL__COLOR_SRCBLEND__SHIFT 0x0 #define CB_BLEND6_CONTROL__COLOR_COMB_FCN_MASK 0xe0 #define CB_BLEND6_CONTROL__COLOR_COMB_FCN__SHIFT 0x5 #define CB_BLEND6_CONTROL__COLOR_DESTBLEND_MASK 0x1f00 #define CB_BLEND6_CONTROL__COLOR_DESTBLEND__SHIFT 0x8 #define CB_BLEND6_CONTROL__ALPHA_SRCBLEND_MASK 0x1f0000 #define CB_BLEND6_CONTROL__ALPHA_SRCBLEND__SHIFT 0x10 #define CB_BLEND6_CONTROL__ALPHA_COMB_FCN_MASK 0xe00000 #define CB_BLEND6_CONTROL__ALPHA_COMB_FCN__SHIFT 0x15 #define CB_BLEND6_CONTROL__ALPHA_DESTBLEND_MASK 0x1f000000 #define CB_BLEND6_CONTROL__ALPHA_DESTBLEND__SHIFT 0x18 #define CB_BLEND6_CONTROL__SEPARATE_ALPHA_BLEND_MASK 0x20000000 #define CB_BLEND6_CONTROL__SEPARATE_ALPHA_BLEND__SHIFT 0x1d #define CB_BLEND6_CONTROL__ENABLE_MASK 0x40000000 #define CB_BLEND6_CONTROL__ENABLE__SHIFT 0x1e #define CB_BLEND6_CONTROL__DISABLE_ROP3_MASK 0x80000000 #define CB_BLEND6_CONTROL__DISABLE_ROP3__SHIFT 0x1f #define CB_BLEND7_CONTROL__COLOR_SRCBLEND_MASK 0x1f #define CB_BLEND7_CONTROL__COLOR_SRCBLEND__SHIFT 0x0 #define CB_BLEND7_CONTROL__COLOR_COMB_FCN_MASK 0xe0 #define CB_BLEND7_CONTROL__COLOR_COMB_FCN__SHIFT 0x5 #define CB_BLEND7_CONTROL__COLOR_DESTBLEND_MASK 0x1f00 #define CB_BLEND7_CONTROL__COLOR_DESTBLEND__SHIFT 0x8 #define CB_BLEND7_CONTROL__ALPHA_SRCBLEND_MASK 0x1f0000 #define CB_BLEND7_CONTROL__ALPHA_SRCBLEND__SHIFT 0x10 #define CB_BLEND7_CONTROL__ALPHA_COMB_FCN_MASK 0xe00000 #define CB_BLEND7_CONTROL__ALPHA_COMB_FCN__SHIFT 0x15 #define CB_BLEND7_CONTROL__ALPHA_DESTBLEND_MASK 0x1f000000 #define CB_BLEND7_CONTROL__ALPHA_DESTBLEND__SHIFT 0x18 #define CB_BLEND7_CONTROL__SEPARATE_ALPHA_BLEND_MASK 0x20000000 #define CB_BLEND7_CONTROL__SEPARATE_ALPHA_BLEND__SHIFT 0x1d #define CB_BLEND7_CONTROL__ENABLE_MASK 0x40000000 #define CB_BLEND7_CONTROL__ENABLE__SHIFT 0x1e #define CB_BLEND7_CONTROL__DISABLE_ROP3_MASK 0x80000000 #define CB_BLEND7_CONTROL__DISABLE_ROP3__SHIFT 0x1f #define CB_COLOR0_BASE__BASE_256B_MASK 0xffffffff #define CB_COLOR0_BASE__BASE_256B__SHIFT 0x0 #define CB_COLOR1_BASE__BASE_256B_MASK 0xffffffff #define CB_COLOR1_BASE__BASE_256B__SHIFT 0x0 #define CB_COLOR2_BASE__BASE_256B_MASK 0xffffffff #define CB_COLOR2_BASE__BASE_256B__SHIFT 0x0 #define CB_COLOR3_BASE__BASE_256B_MASK 0xffffffff #define CB_COLOR3_BASE__BASE_256B__SHIFT 0x0 #define CB_COLOR4_BASE__BASE_256B_MASK 0xffffffff #define CB_COLOR4_BASE__BASE_256B__SHIFT 0x0 #define CB_COLOR5_BASE__BASE_256B_MASK 0xffffffff #define CB_COLOR5_BASE__BASE_256B__SHIFT 0x0 #define CB_COLOR6_BASE__BASE_256B_MASK 0xffffffff #define CB_COLOR6_BASE__BASE_256B__SHIFT 0x0 #define CB_COLOR7_BASE__BASE_256B_MASK 0xffffffff #define CB_COLOR7_BASE__BASE_256B__SHIFT 0x0 #define CB_COLOR0_PITCH__TILE_MAX_MASK 0x7ff #define CB_COLOR0_PITCH__TILE_MAX__SHIFT 0x0 #define CB_COLOR0_PITCH__FMASK_TILE_MAX_MASK 0x7ff00000 #define CB_COLOR0_PITCH__FMASK_TILE_MAX__SHIFT 0x14 #define CB_COLOR1_PITCH__TILE_MAX_MASK 0x7ff #define CB_COLOR1_PITCH__TILE_MAX__SHIFT 0x0 #define CB_COLOR1_PITCH__FMASK_TILE_MAX_MASK 0x7ff00000 #define CB_COLOR1_PITCH__FMASK_TILE_MAX__SHIFT 0x14 #define CB_COLOR2_PITCH__TILE_MAX_MASK 0x7ff #define CB_COLOR2_PITCH__TILE_MAX__SHIFT 0x0 #define CB_COLOR2_PITCH__FMASK_TILE_MAX_MASK 0x7ff00000 #define CB_COLOR2_PITCH__FMASK_TILE_MAX__SHIFT 0x14 #define CB_COLOR3_PITCH__TILE_MAX_MASK 0x7ff #define CB_COLOR3_PITCH__TILE_MAX__SHIFT 0x0 #define CB_COLOR3_PITCH__FMASK_TILE_MAX_MASK 0x7ff00000 #define CB_COLOR3_PITCH__FMASK_TILE_MAX__SHIFT 0x14 #define CB_COLOR4_PITCH__TILE_MAX_MASK 0x7ff #define CB_COLOR4_PITCH__TILE_MAX__SHIFT 0x0 #define CB_COLOR4_PITCH__FMASK_TILE_MAX_MASK 0x7ff00000 #define CB_COLOR4_PITCH__FMASK_TILE_MAX__SHIFT 0x14 #define CB_COLOR5_PITCH__TILE_MAX_MASK 0x7ff #define CB_COLOR5_PITCH__TILE_MAX__SHIFT 0x0 #define CB_COLOR5_PITCH__FMASK_TILE_MAX_MASK 0x7ff00000 #define CB_COLOR5_PITCH__FMASK_TILE_MAX__SHIFT 0x14 #define CB_COLOR6_PITCH__TILE_MAX_MASK 0x7ff #define CB_COLOR6_PITCH__TILE_MAX__SHIFT 0x0 #define CB_COLOR6_PITCH__FMASK_TILE_MAX_MASK 0x7ff00000 #define CB_COLOR6_PITCH__FMASK_TILE_MAX__SHIFT 0x14 #define CB_COLOR7_PITCH__TILE_MAX_MASK 0x7ff #define CB_COLOR7_PITCH__TILE_MAX__SHIFT 0x0 #define CB_COLOR7_PITCH__FMASK_TILE_MAX_MASK 0x7ff00000 #define CB_COLOR7_PITCH__FMASK_TILE_MAX__SHIFT 0x14 #define CB_COLOR0_SLICE__TILE_MAX_MASK 0x3fffff #define CB_COLOR0_SLICE__TILE_MAX__SHIFT 0x0 #define CB_COLOR1_SLICE__TILE_MAX_MASK 0x3fffff #define CB_COLOR1_SLICE__TILE_MAX__SHIFT 0x0 #define CB_COLOR2_SLICE__TILE_MAX_MASK 0x3fffff #define CB_COLOR2_SLICE__TILE_MAX__SHIFT 0x0 #define CB_COLOR3_SLICE__TILE_MAX_MASK 0x3fffff #define CB_COLOR3_SLICE__TILE_MAX__SHIFT 0x0 #define CB_COLOR4_SLICE__TILE_MAX_MASK 0x3fffff #define CB_COLOR4_SLICE__TILE_MAX__SHIFT 0x0 #define CB_COLOR5_SLICE__TILE_MAX_MASK 0x3fffff #define CB_COLOR5_SLICE__TILE_MAX__SHIFT 0x0 #define CB_COLOR6_SLICE__TILE_MAX_MASK 0x3fffff #define CB_COLOR6_SLICE__TILE_MAX__SHIFT 0x0 #define CB_COLOR7_SLICE__TILE_MAX_MASK 0x3fffff #define CB_COLOR7_SLICE__TILE_MAX__SHIFT 0x0 #define CB_COLOR0_VIEW__SLICE_START_MASK 0x7ff #define CB_COLOR0_VIEW__SLICE_START__SHIFT 0x0 #define CB_COLOR0_VIEW__SLICE_MAX_MASK 0xffe000 #define CB_COLOR0_VIEW__SLICE_MAX__SHIFT 0xd #define CB_COLOR1_VIEW__SLICE_START_MASK 0x7ff #define CB_COLOR1_VIEW__SLICE_START__SHIFT 0x0 #define CB_COLOR1_VIEW__SLICE_MAX_MASK 0xffe000 #define CB_COLOR1_VIEW__SLICE_MAX__SHIFT 0xd #define CB_COLOR2_VIEW__SLICE_START_MASK 0x7ff #define CB_COLOR2_VIEW__SLICE_START__SHIFT 0x0 #define CB_COLOR2_VIEW__SLICE_MAX_MASK 0xffe000 #define CB_COLOR2_VIEW__SLICE_MAX__SHIFT 0xd #define CB_COLOR3_VIEW__SLICE_START_MASK 0x7ff #define CB_COLOR3_VIEW__SLICE_START__SHIFT 0x0 #define CB_COLOR3_VIEW__SLICE_MAX_MASK 0xffe000 #define CB_COLOR3_VIEW__SLICE_MAX__SHIFT 0xd #define CB_COLOR4_VIEW__SLICE_START_MASK 0x7ff #define CB_COLOR4_VIEW__SLICE_START__SHIFT 0x0 #define CB_COLOR4_VIEW__SLICE_MAX_MASK 0xffe000 #define CB_COLOR4_VIEW__SLICE_MAX__SHIFT 0xd #define CB_COLOR5_VIEW__SLICE_START_MASK 0x7ff #define CB_COLOR5_VIEW__SLICE_START__SHIFT 0x0 #define CB_COLOR5_VIEW__SLICE_MAX_MASK 0xffe000 #define CB_COLOR5_VIEW__SLICE_MAX__SHIFT 0xd #define CB_COLOR6_VIEW__SLICE_START_MASK 0x7ff #define CB_COLOR6_VIEW__SLICE_START__SHIFT 0x0 #define CB_COLOR6_VIEW__SLICE_MAX_MASK 0xffe000 #define CB_COLOR6_VIEW__SLICE_MAX__SHIFT 0xd #define CB_COLOR7_VIEW__SLICE_START_MASK 0x7ff #define CB_COLOR7_VIEW__SLICE_START__SHIFT 0x0 #define CB_COLOR7_VIEW__SLICE_MAX_MASK 0xffe000 #define CB_COLOR7_VIEW__SLICE_MAX__SHIFT 0xd #define CB_COLOR0_INFO__ENDIAN_MASK 0x3 #define CB_COLOR0_INFO__ENDIAN__SHIFT 0x0 #define CB_COLOR0_INFO__FORMAT_MASK 0x7c #define CB_COLOR0_INFO__FORMAT__SHIFT 0x2 #define CB_COLOR0_INFO__LINEAR_GENERAL_MASK 0x80 #define CB_COLOR0_INFO__LINEAR_GENERAL__SHIFT 0x7 #define CB_COLOR0_INFO__NUMBER_TYPE_MASK 0x700 #define CB_COLOR0_INFO__NUMBER_TYPE__SHIFT 0x8 #define CB_COLOR0_INFO__COMP_SWAP_MASK 0x1800 #define CB_COLOR0_INFO__COMP_SWAP__SHIFT 0xb #define CB_COLOR0_INFO__FAST_CLEAR_MASK 0x2000 #define CB_COLOR0_INFO__FAST_CLEAR__SHIFT 0xd #define CB_COLOR0_INFO__COMPRESSION_MASK 0x4000 #define CB_COLOR0_INFO__COMPRESSION__SHIFT 0xe #define CB_COLOR0_INFO__BLEND_CLAMP_MASK 0x8000 #define CB_COLOR0_INFO__BLEND_CLAMP__SHIFT 0xf #define CB_COLOR0_INFO__BLEND_BYPASS_MASK 0x10000 #define CB_COLOR0_INFO__BLEND_BYPASS__SHIFT 0x10 #define CB_COLOR0_INFO__SIMPLE_FLOAT_MASK 0x20000 #define CB_COLOR0_INFO__SIMPLE_FLOAT__SHIFT 0x11 #define CB_COLOR0_INFO__ROUND_MODE_MASK 0x40000 #define CB_COLOR0_INFO__ROUND_MODE__SHIFT 0x12 #define CB_COLOR0_INFO__CMASK_IS_LINEAR_MASK 0x80000 #define CB_COLOR0_INFO__CMASK_IS_LINEAR__SHIFT 0x13 #define CB_COLOR0_INFO__BLEND_OPT_DONT_RD_DST_MASK 0x700000 #define CB_COLOR0_INFO__BLEND_OPT_DONT_RD_DST__SHIFT 0x14 #define CB_COLOR0_INFO__BLEND_OPT_DISCARD_PIXEL_MASK 0x3800000 #define CB_COLOR0_INFO__BLEND_OPT_DISCARD_PIXEL__SHIFT 0x17 #define CB_COLOR0_INFO__FMASK_COMPRESSION_DISABLE_MASK 0x4000000 #define CB_COLOR0_INFO__FMASK_COMPRESSION_DISABLE__SHIFT 0x1a #define CB_COLOR0_INFO__FMASK_COMPRESS_1FRAG_ONLY_MASK 0x8000000 #define CB_COLOR0_INFO__FMASK_COMPRESS_1FRAG_ONLY__SHIFT 0x1b #define CB_COLOR0_INFO__DCC_ENABLE_MASK 0x10000000 #define CB_COLOR0_INFO__DCC_ENABLE__SHIFT 0x1c #define CB_COLOR0_INFO__CMASK_ADDR_TYPE_MASK 0x60000000 #define CB_COLOR0_INFO__CMASK_ADDR_TYPE__SHIFT 0x1d #define CB_COLOR1_INFO__ENDIAN_MASK 0x3 #define CB_COLOR1_INFO__ENDIAN__SHIFT 0x0 #define CB_COLOR1_INFO__FORMAT_MASK 0x7c #define CB_COLOR1_INFO__FORMAT__SHIFT 0x2 #define CB_COLOR1_INFO__LINEAR_GENERAL_MASK 0x80 #define CB_COLOR1_INFO__LINEAR_GENERAL__SHIFT 0x7 #define CB_COLOR1_INFO__NUMBER_TYPE_MASK 0x700 #define CB_COLOR1_INFO__NUMBER_TYPE__SHIFT 0x8 #define CB_COLOR1_INFO__COMP_SWAP_MASK 0x1800 #define CB_COLOR1_INFO__COMP_SWAP__SHIFT 0xb #define CB_COLOR1_INFO__FAST_CLEAR_MASK 0x2000 #define CB_COLOR1_INFO__FAST_CLEAR__SHIFT 0xd #define CB_COLOR1_INFO__COMPRESSION_MASK 0x4000 #define CB_COLOR1_INFO__COMPRESSION__SHIFT 0xe #define CB_COLOR1_INFO__BLEND_CLAMP_MASK 0x8000 #define CB_COLOR1_INFO__BLEND_CLAMP__SHIFT 0xf #define CB_COLOR1_INFO__BLEND_BYPASS_MASK 0x10000 #define CB_COLOR1_INFO__BLEND_BYPASS__SHIFT 0x10 #define CB_COLOR1_INFO__SIMPLE_FLOAT_MASK 0x20000 #define CB_COLOR1_INFO__SIMPLE_FLOAT__SHIFT 0x11 #define CB_COLOR1_INFO__ROUND_MODE_MASK 0x40000 #define CB_COLOR1_INFO__ROUND_MODE__SHIFT 0x12 #define CB_COLOR1_INFO__CMASK_IS_LINEAR_MASK 0x80000 #define CB_COLOR1_INFO__CMASK_IS_LINEAR__SHIFT 0x13 #define CB_COLOR1_INFO__BLEND_OPT_DONT_RD_DST_MASK 0x700000 #define CB_COLOR1_INFO__BLEND_OPT_DONT_RD_DST__SHIFT 0x14 #define CB_COLOR1_INFO__BLEND_OPT_DISCARD_PIXEL_MASK 0x3800000 #define CB_COLOR1_INFO__BLEND_OPT_DISCARD_PIXEL__SHIFT 0x17 #define CB_COLOR1_INFO__FMASK_COMPRESSION_DISABLE_MASK 0x4000000 #define CB_COLOR1_INFO__FMASK_COMPRESSION_DISABLE__SHIFT 0x1a #define CB_COLOR1_INFO__FMASK_COMPRESS_1FRAG_ONLY_MASK 0x8000000 #define CB_COLOR1_INFO__FMASK_COMPRESS_1FRAG_ONLY__SHIFT 0x1b #define CB_COLOR1_INFO__DCC_ENABLE_MASK 0x10000000 #define CB_COLOR1_INFO__DCC_ENABLE__SHIFT 0x1c #define CB_COLOR1_INFO__CMASK_ADDR_TYPE_MASK 0x60000000 #define CB_COLOR1_INFO__CMASK_ADDR_TYPE__SHIFT 0x1d #define CB_COLOR2_INFO__ENDIAN_MASK 0x3 #define CB_COLOR2_INFO__ENDIAN__SHIFT 0x0 #define CB_COLOR2_INFO__FORMAT_MASK 0x7c #define CB_COLOR2_INFO__FORMAT__SHIFT 0x2 #define CB_COLOR2_INFO__LINEAR_GENERAL_MASK 0x80 #define CB_COLOR2_INFO__LINEAR_GENERAL__SHIFT 0x7 #define CB_COLOR2_INFO__NUMBER_TYPE_MASK 0x700 #define CB_COLOR2_INFO__NUMBER_TYPE__SHIFT 0x8 #define CB_COLOR2_INFO__COMP_SWAP_MASK 0x1800 #define CB_COLOR2_INFO__COMP_SWAP__SHIFT 0xb #define CB_COLOR2_INFO__FAST_CLEAR_MASK 0x2000 #define CB_COLOR2_INFO__FAST_CLEAR__SHIFT 0xd #define CB_COLOR2_INFO__COMPRESSION_MASK 0x4000 #define CB_COLOR2_INFO__COMPRESSION__SHIFT 0xe #define CB_COLOR2_INFO__BLEND_CLAMP_MASK 0x8000 #define CB_COLOR2_INFO__BLEND_CLAMP__SHIFT 0xf #define CB_COLOR2_INFO__BLEND_BYPASS_MASK 0x10000 #define CB_COLOR2_INFO__BLEND_BYPASS__SHIFT 0x10 #define CB_COLOR2_INFO__SIMPLE_FLOAT_MASK 0x20000 #define CB_COLOR2_INFO__SIMPLE_FLOAT__SHIFT 0x11 #define CB_COLOR2_INFO__ROUND_MODE_MASK 0x40000 #define CB_COLOR2_INFO__ROUND_MODE__SHIFT 0x12 #define CB_COLOR2_INFO__CMASK_IS_LINEAR_MASK 0x80000 #define CB_COLOR2_INFO__CMASK_IS_LINEAR__SHIFT 0x13 #define CB_COLOR2_INFO__BLEND_OPT_DONT_RD_DST_MASK 0x700000 #define CB_COLOR2_INFO__BLEND_OPT_DONT_RD_DST__SHIFT 0x14 #define CB_COLOR2_INFO__BLEND_OPT_DISCARD_PIXEL_MASK 0x3800000 #define CB_COLOR2_INFO__BLEND_OPT_DISCARD_PIXEL__SHIFT 0x17 #define CB_COLOR2_INFO__FMASK_COMPRESSION_DISABLE_MASK 0x4000000 #define CB_COLOR2_INFO__FMASK_COMPRESSION_DISABLE__SHIFT 0x1a #define CB_COLOR2_INFO__FMASK_COMPRESS_1FRAG_ONLY_MASK 0x8000000 #define CB_COLOR2_INFO__FMASK_COMPRESS_1FRAG_ONLY__SHIFT 0x1b #define CB_COLOR2_INFO__DCC_ENABLE_MASK 0x10000000 #define CB_COLOR2_INFO__DCC_ENABLE__SHIFT 0x1c #define CB_COLOR2_INFO__CMASK_ADDR_TYPE_MASK 0x60000000 #define CB_COLOR2_INFO__CMASK_ADDR_TYPE__SHIFT 0x1d #define CB_COLOR3_INFO__ENDIAN_MASK 0x3 #define CB_COLOR3_INFO__ENDIAN__SHIFT 0x0 #define CB_COLOR3_INFO__FORMAT_MASK 0x7c #define CB_COLOR3_INFO__FORMAT__SHIFT 0x2 #define CB_COLOR3_INFO__LINEAR_GENERAL_MASK 0x80 #define CB_COLOR3_INFO__LINEAR_GENERAL__SHIFT 0x7 #define CB_COLOR3_INFO__NUMBER_TYPE_MASK 0x700 #define CB_COLOR3_INFO__NUMBER_TYPE__SHIFT 0x8 #define CB_COLOR3_INFO__COMP_SWAP_MASK 0x1800 #define CB_COLOR3_INFO__COMP_SWAP__SHIFT 0xb #define CB_COLOR3_INFO__FAST_CLEAR_MASK 0x2000 #define CB_COLOR3_INFO__FAST_CLEAR__SHIFT 0xd #define CB_COLOR3_INFO__COMPRESSION_MASK 0x4000 #define CB_COLOR3_INFO__COMPRESSION__SHIFT 0xe #define CB_COLOR3_INFO__BLEND_CLAMP_MASK 0x8000 #define CB_COLOR3_INFO__BLEND_CLAMP__SHIFT 0xf #define CB_COLOR3_INFO__BLEND_BYPASS_MASK 0x10000 #define CB_COLOR3_INFO__BLEND_BYPASS__SHIFT 0x10 #define CB_COLOR3_INFO__SIMPLE_FLOAT_MASK 0x20000 #define CB_COLOR3_INFO__SIMPLE_FLOAT__SHIFT 0x11 #define CB_COLOR3_INFO__ROUND_MODE_MASK 0x40000 #define CB_COLOR3_INFO__ROUND_MODE__SHIFT 0x12 #define CB_COLOR3_INFO__CMASK_IS_LINEAR_MASK 0x80000 #define CB_COLOR3_INFO__CMASK_IS_LINEAR__SHIFT 0x13 #define CB_COLOR3_INFO__BLEND_OPT_DONT_RD_DST_MASK 0x700000 #define CB_COLOR3_INFO__BLEND_OPT_DONT_RD_DST__SHIFT 0x14 #define CB_COLOR3_INFO__BLEND_OPT_DISCARD_PIXEL_MASK 0x3800000 #define CB_COLOR3_INFO__BLEND_OPT_DISCARD_PIXEL__SHIFT 0x17 #define CB_COLOR3_INFO__FMASK_COMPRESSION_DISABLE_MASK 0x4000000 #define CB_COLOR3_INFO__FMASK_COMPRESSION_DISABLE__SHIFT 0x1a #define CB_COLOR3_INFO__FMASK_COMPRESS_1FRAG_ONLY_MASK 0x8000000 #define CB_COLOR3_INFO__FMASK_COMPRESS_1FRAG_ONLY__SHIFT 0x1b #define CB_COLOR3_INFO__DCC_ENABLE_MASK 0x10000000 #define CB_COLOR3_INFO__DCC_ENABLE__SHIFT 0x1c #define CB_COLOR3_INFO__CMASK_ADDR_TYPE_MASK 0x60000000 #define CB_COLOR3_INFO__CMASK_ADDR_TYPE__SHIFT 0x1d #define CB_COLOR4_INFO__ENDIAN_MASK 0x3 #define CB_COLOR4_INFO__ENDIAN__SHIFT 0x0 #define CB_COLOR4_INFO__FORMAT_MASK 0x7c #define CB_COLOR4_INFO__FORMAT__SHIFT 0x2 #define CB_COLOR4_INFO__LINEAR_GENERAL_MASK 0x80 #define CB_COLOR4_INFO__LINEAR_GENERAL__SHIFT 0x7 #define CB_COLOR4_INFO__NUMBER_TYPE_MASK 0x700 #define CB_COLOR4_INFO__NUMBER_TYPE__SHIFT 0x8 #define CB_COLOR4_INFO__COMP_SWAP_MASK 0x1800 #define CB_COLOR4_INFO__COMP_SWAP__SHIFT 0xb #define CB_COLOR4_INFO__FAST_CLEAR_MASK 0x2000 #define CB_COLOR4_INFO__FAST_CLEAR__SHIFT 0xd #define CB_COLOR4_INFO__COMPRESSION_MASK 0x4000 #define CB_COLOR4_INFO__COMPRESSION__SHIFT 0xe #define CB_COLOR4_INFO__BLEND_CLAMP_MASK 0x8000 #define CB_COLOR4_INFO__BLEND_CLAMP__SHIFT 0xf #define CB_COLOR4_INFO__BLEND_BYPASS_MASK 0x10000 #define CB_COLOR4_INFO__BLEND_BYPASS__SHIFT 0x10 #define CB_COLOR4_INFO__SIMPLE_FLOAT_MASK 0x20000 #define CB_COLOR4_INFO__SIMPLE_FLOAT__SHIFT 0x11 #define CB_COLOR4_INFO__ROUND_MODE_MASK 0x40000 #define CB_COLOR4_INFO__ROUND_MODE__SHIFT 0x12 #define CB_COLOR4_INFO__CMASK_IS_LINEAR_MASK 0x80000 #define CB_COLOR4_INFO__CMASK_IS_LINEAR__SHIFT 0x13 #define CB_COLOR4_INFO__BLEND_OPT_DONT_RD_DST_MASK 0x700000 #define CB_COLOR4_INFO__BLEND_OPT_DONT_RD_DST__SHIFT 0x14 #define CB_COLOR4_INFO__BLEND_OPT_DISCARD_PIXEL_MASK 0x3800000 #define CB_COLOR4_INFO__BLEND_OPT_DISCARD_PIXEL__SHIFT 0x17 #define CB_COLOR4_INFO__FMASK_COMPRESSION_DISABLE_MASK 0x4000000 #define CB_COLOR4_INFO__FMASK_COMPRESSION_DISABLE__SHIFT 0x1a #define CB_COLOR4_INFO__FMASK_COMPRESS_1FRAG_ONLY_MASK 0x8000000 #define CB_COLOR4_INFO__FMASK_COMPRESS_1FRAG_ONLY__SHIFT 0x1b #define CB_COLOR4_INFO__DCC_ENABLE_MASK 0x10000000 #define CB_COLOR4_INFO__DCC_ENABLE__SHIFT 0x1c #define CB_COLOR4_INFO__CMASK_ADDR_TYPE_MASK 0x60000000 #define CB_COLOR4_INFO__CMASK_ADDR_TYPE__SHIFT 0x1d #define CB_COLOR5_INFO__ENDIAN_MASK 0x3 #define CB_COLOR5_INFO__ENDIAN__SHIFT 0x0 #define CB_COLOR5_INFO__FORMAT_MASK 0x7c #define CB_COLOR5_INFO__FORMAT__SHIFT 0x2 #define CB_COLOR5_INFO__LINEAR_GENERAL_MASK 0x80 #define CB_COLOR5_INFO__LINEAR_GENERAL__SHIFT 0x7 #define CB_COLOR5_INFO__NUMBER_TYPE_MASK 0x700 #define CB_COLOR5_INFO__NUMBER_TYPE__SHIFT 0x8 #define CB_COLOR5_INFO__COMP_SWAP_MASK 0x1800 #define CB_COLOR5_INFO__COMP_SWAP__SHIFT 0xb #define CB_COLOR5_INFO__FAST_CLEAR_MASK 0x2000 #define CB_COLOR5_INFO__FAST_CLEAR__SHIFT 0xd #define CB_COLOR5_INFO__COMPRESSION_MASK 0x4000 #define CB_COLOR5_INFO__COMPRESSION__SHIFT 0xe #define CB_COLOR5_INFO__BLEND_CLAMP_MASK 0x8000 #define CB_COLOR5_INFO__BLEND_CLAMP__SHIFT 0xf #define CB_COLOR5_INFO__BLEND_BYPASS_MASK 0x10000 #define CB_COLOR5_INFO__BLEND_BYPASS__SHIFT 0x10 #define CB_COLOR5_INFO__SIMPLE_FLOAT_MASK 0x20000 #define CB_COLOR5_INFO__SIMPLE_FLOAT__SHIFT 0x11 #define CB_COLOR5_INFO__ROUND_MODE_MASK 0x40000 #define CB_COLOR5_INFO__ROUND_MODE__SHIFT 0x12 #define CB_COLOR5_INFO__CMASK_IS_LINEAR_MASK 0x80000 #define CB_COLOR5_INFO__CMASK_IS_LINEAR__SHIFT 0x13 #define CB_COLOR5_INFO__BLEND_OPT_DONT_RD_DST_MASK 0x700000 #define CB_COLOR5_INFO__BLEND_OPT_DONT_RD_DST__SHIFT 0x14 #define CB_COLOR5_INFO__BLEND_OPT_DISCARD_PIXEL_MASK 0x3800000 #define CB_COLOR5_INFO__BLEND_OPT_DISCARD_PIXEL__SHIFT 0x17 #define CB_COLOR5_INFO__FMASK_COMPRESSION_DISABLE_MASK 0x4000000 #define CB_COLOR5_INFO__FMASK_COMPRESSION_DISABLE__SHIFT 0x1a #define CB_COLOR5_INFO__FMASK_COMPRESS_1FRAG_ONLY_MASK 0x8000000 #define CB_COLOR5_INFO__FMASK_COMPRESS_1FRAG_ONLY__SHIFT 0x1b #define CB_COLOR5_INFO__DCC_ENABLE_MASK 0x10000000 #define CB_COLOR5_INFO__DCC_ENABLE__SHIFT 0x1c #define CB_COLOR5_INFO__CMASK_ADDR_TYPE_MASK 0x60000000 #define CB_COLOR5_INFO__CMASK_ADDR_TYPE__SHIFT 0x1d #define CB_COLOR6_INFO__ENDIAN_MASK 0x3 #define CB_COLOR6_INFO__ENDIAN__SHIFT 0x0 #define CB_COLOR6_INFO__FORMAT_MASK 0x7c #define CB_COLOR6_INFO__FORMAT__SHIFT 0x2 #define CB_COLOR6_INFO__LINEAR_GENERAL_MASK 0x80 #define CB_COLOR6_INFO__LINEAR_GENERAL__SHIFT 0x7 #define CB_COLOR6_INFO__NUMBER_TYPE_MASK 0x700 #define CB_COLOR6_INFO__NUMBER_TYPE__SHIFT 0x8 #define CB_COLOR6_INFO__COMP_SWAP_MASK 0x1800 #define CB_COLOR6_INFO__COMP_SWAP__SHIFT 0xb #define CB_COLOR6_INFO__FAST_CLEAR_MASK 0x2000 #define CB_COLOR6_INFO__FAST_CLEAR__SHIFT 0xd #define CB_COLOR6_INFO__COMPRESSION_MASK 0x4000 #define CB_COLOR6_INFO__COMPRESSION__SHIFT 0xe #define CB_COLOR6_INFO__BLEND_CLAMP_MASK 0x8000 #define CB_COLOR6_INFO__BLEND_CLAMP__SHIFT 0xf #define CB_COLOR6_INFO__BLEND_BYPASS_MASK 0x10000 #define CB_COLOR6_INFO__BLEND_BYPASS__SHIFT 0x10 #define CB_COLOR6_INFO__SIMPLE_FLOAT_MASK 0x20000 #define CB_COLOR6_INFO__SIMPLE_FLOAT__SHIFT 0x11 #define CB_COLOR6_INFO__ROUND_MODE_MASK 0x40000 #define CB_COLOR6_INFO__ROUND_MODE__SHIFT 0x12 #define CB_COLOR6_INFO__CMASK_IS_LINEAR_MASK 0x80000 #define CB_COLOR6_INFO__CMASK_IS_LINEAR__SHIFT 0x13 #define CB_COLOR6_INFO__BLEND_OPT_DONT_RD_DST_MASK 0x700000 #define CB_COLOR6_INFO__BLEND_OPT_DONT_RD_DST__SHIFT 0x14 #define CB_COLOR6_INFO__BLEND_OPT_DISCARD_PIXEL_MASK 0x3800000 #define CB_COLOR6_INFO__BLEND_OPT_DISCARD_PIXEL__SHIFT 0x17 #define CB_COLOR6_INFO__FMASK_COMPRESSION_DISABLE_MASK 0x4000000 #define CB_COLOR6_INFO__FMASK_COMPRESSION_DISABLE__SHIFT 0x1a #define CB_COLOR6_INFO__FMASK_COMPRESS_1FRAG_ONLY_MASK 0x8000000 #define CB_COLOR6_INFO__FMASK_COMPRESS_1FRAG_ONLY__SHIFT 0x1b #define CB_COLOR6_INFO__DCC_ENABLE_MASK 0x10000000 #define CB_COLOR6_INFO__DCC_ENABLE__SHIFT 0x1c #define CB_COLOR6_INFO__CMASK_ADDR_TYPE_MASK 0x60000000 #define CB_COLOR6_INFO__CMASK_ADDR_TYPE__SHIFT 0x1d #define CB_COLOR7_INFO__ENDIAN_MASK 0x3 #define CB_COLOR7_INFO__ENDIAN__SHIFT 0x0 #define CB_COLOR7_INFO__FORMAT_MASK 0x7c #define CB_COLOR7_INFO__FORMAT__SHIFT 0x2 #define CB_COLOR7_INFO__LINEAR_GENERAL_MASK 0x80 #define CB_COLOR7_INFO__LINEAR_GENERAL__SHIFT 0x7 #define CB_COLOR7_INFO__NUMBER_TYPE_MASK 0x700 #define CB_COLOR7_INFO__NUMBER_TYPE__SHIFT 0x8 #define CB_COLOR7_INFO__COMP_SWAP_MASK 0x1800 #define CB_COLOR7_INFO__COMP_SWAP__SHIFT 0xb #define CB_COLOR7_INFO__FAST_CLEAR_MASK 0x2000 #define CB_COLOR7_INFO__FAST_CLEAR__SHIFT 0xd #define CB_COLOR7_INFO__COMPRESSION_MASK 0x4000 #define CB_COLOR7_INFO__COMPRESSION__SHIFT 0xe #define CB_COLOR7_INFO__BLEND_CLAMP_MASK 0x8000 #define CB_COLOR7_INFO__BLEND_CLAMP__SHIFT 0xf #define CB_COLOR7_INFO__BLEND_BYPASS_MASK 0x10000 #define CB_COLOR7_INFO__BLEND_BYPASS__SHIFT 0x10 #define CB_COLOR7_INFO__SIMPLE_FLOAT_MASK 0x20000 #define CB_COLOR7_INFO__SIMPLE_FLOAT__SHIFT 0x11 #define CB_COLOR7_INFO__ROUND_MODE_MASK 0x40000 #define CB_COLOR7_INFO__ROUND_MODE__SHIFT 0x12 #define CB_COLOR7_INFO__CMASK_IS_LINEAR_MASK 0x80000 #define CB_COLOR7_INFO__CMASK_IS_LINEAR__SHIFT 0x13 #define CB_COLOR7_INFO__BLEND_OPT_DONT_RD_DST_MASK 0x700000 #define CB_COLOR7_INFO__BLEND_OPT_DONT_RD_DST__SHIFT 0x14 #define CB_COLOR7_INFO__BLEND_OPT_DISCARD_PIXEL_MASK 0x3800000 #define CB_COLOR7_INFO__BLEND_OPT_DISCARD_PIXEL__SHIFT 0x17 #define CB_COLOR7_INFO__FMASK_COMPRESSION_DISABLE_MASK 0x4000000 #define CB_COLOR7_INFO__FMASK_COMPRESSION_DISABLE__SHIFT 0x1a #define CB_COLOR7_INFO__FMASK_COMPRESS_1FRAG_ONLY_MASK 0x8000000 #define CB_COLOR7_INFO__FMASK_COMPRESS_1FRAG_ONLY__SHIFT 0x1b #define CB_COLOR7_INFO__DCC_ENABLE_MASK 0x10000000 #define CB_COLOR7_INFO__DCC_ENABLE__SHIFT 0x1c #define CB_COLOR7_INFO__CMASK_ADDR_TYPE_MASK 0x60000000 #define CB_COLOR7_INFO__CMASK_ADDR_TYPE__SHIFT 0x1d #define CB_COLOR0_ATTRIB__TILE_MODE_INDEX_MASK 0x1f #define CB_COLOR0_ATTRIB__TILE_MODE_INDEX__SHIFT 0x0 #define CB_COLOR0_ATTRIB__FMASK_TILE_MODE_INDEX_MASK 0x3e0 #define CB_COLOR0_ATTRIB__FMASK_TILE_MODE_INDEX__SHIFT 0x5 #define CB_COLOR0_ATTRIB__FMASK_BANK_HEIGHT_MASK 0xc00 #define CB_COLOR0_ATTRIB__FMASK_BANK_HEIGHT__SHIFT 0xa #define CB_COLOR0_ATTRIB__NUM_SAMPLES_MASK 0x7000 #define CB_COLOR0_ATTRIB__NUM_SAMPLES__SHIFT 0xc #define CB_COLOR0_ATTRIB__NUM_FRAGMENTS_MASK 0x18000 #define CB_COLOR0_ATTRIB__NUM_FRAGMENTS__SHIFT 0xf #define CB_COLOR0_ATTRIB__FORCE_DST_ALPHA_1_MASK 0x20000 #define CB_COLOR0_ATTRIB__FORCE_DST_ALPHA_1__SHIFT 0x11 #define CB_COLOR1_ATTRIB__TILE_MODE_INDEX_MASK 0x1f #define CB_COLOR1_ATTRIB__TILE_MODE_INDEX__SHIFT 0x0 #define CB_COLOR1_ATTRIB__FMASK_TILE_MODE_INDEX_MASK 0x3e0 #define CB_COLOR1_ATTRIB__FMASK_TILE_MODE_INDEX__SHIFT 0x5 #define CB_COLOR1_ATTRIB__FMASK_BANK_HEIGHT_MASK 0xc00 #define CB_COLOR1_ATTRIB__FMASK_BANK_HEIGHT__SHIFT 0xa #define CB_COLOR1_ATTRIB__NUM_SAMPLES_MASK 0x7000 #define CB_COLOR1_ATTRIB__NUM_SAMPLES__SHIFT 0xc #define CB_COLOR1_ATTRIB__NUM_FRAGMENTS_MASK 0x18000 #define CB_COLOR1_ATTRIB__NUM_FRAGMENTS__SHIFT 0xf #define CB_COLOR1_ATTRIB__FORCE_DST_ALPHA_1_MASK 0x20000 #define CB_COLOR1_ATTRIB__FORCE_DST_ALPHA_1__SHIFT 0x11 #define CB_COLOR2_ATTRIB__TILE_MODE_INDEX_MASK 0x1f #define CB_COLOR2_ATTRIB__TILE_MODE_INDEX__SHIFT 0x0 #define CB_COLOR2_ATTRIB__FMASK_TILE_MODE_INDEX_MASK 0x3e0 #define CB_COLOR2_ATTRIB__FMASK_TILE_MODE_INDEX__SHIFT 0x5 #define CB_COLOR2_ATTRIB__FMASK_BANK_HEIGHT_MASK 0xc00 #define CB_COLOR2_ATTRIB__FMASK_BANK_HEIGHT__SHIFT 0xa #define CB_COLOR2_ATTRIB__NUM_SAMPLES_MASK 0x7000 #define CB_COLOR2_ATTRIB__NUM_SAMPLES__SHIFT 0xc #define CB_COLOR2_ATTRIB__NUM_FRAGMENTS_MASK 0x18000 #define CB_COLOR2_ATTRIB__NUM_FRAGMENTS__SHIFT 0xf #define CB_COLOR2_ATTRIB__FORCE_DST_ALPHA_1_MASK 0x20000 #define CB_COLOR2_ATTRIB__FORCE_DST_ALPHA_1__SHIFT 0x11 #define CB_COLOR3_ATTRIB__TILE_MODE_INDEX_MASK 0x1f #define CB_COLOR3_ATTRIB__TILE_MODE_INDEX__SHIFT 0x0 #define CB_COLOR3_ATTRIB__FMASK_TILE_MODE_INDEX_MASK 0x3e0 #define CB_COLOR3_ATTRIB__FMASK_TILE_MODE_INDEX__SHIFT 0x5 #define CB_COLOR3_ATTRIB__FMASK_BANK_HEIGHT_MASK 0xc00 #define CB_COLOR3_ATTRIB__FMASK_BANK_HEIGHT__SHIFT 0xa #define CB_COLOR3_ATTRIB__NUM_SAMPLES_MASK 0x7000 #define CB_COLOR3_ATTRIB__NUM_SAMPLES__SHIFT 0xc #define CB_COLOR3_ATTRIB__NUM_FRAGMENTS_MASK 0x18000 #define CB_COLOR3_ATTRIB__NUM_FRAGMENTS__SHIFT 0xf #define CB_COLOR3_ATTRIB__FORCE_DST_ALPHA_1_MASK 0x20000 #define CB_COLOR3_ATTRIB__FORCE_DST_ALPHA_1__SHIFT 0x11 #define CB_COLOR4_ATTRIB__TILE_MODE_INDEX_MASK 0x1f #define CB_COLOR4_ATTRIB__TILE_MODE_INDEX__SHIFT 0x0 #define CB_COLOR4_ATTRIB__FMASK_TILE_MODE_INDEX_MASK 0x3e0 #define CB_COLOR4_ATTRIB__FMASK_TILE_MODE_INDEX__SHIFT 0x5 #define CB_COLOR4_ATTRIB__FMASK_BANK_HEIGHT_MASK 0xc00 #define CB_COLOR4_ATTRIB__FMASK_BANK_HEIGHT__SHIFT 0xa #define CB_COLOR4_ATTRIB__NUM_SAMPLES_MASK 0x7000 #define CB_COLOR4_ATTRIB__NUM_SAMPLES__SHIFT 0xc #define CB_COLOR4_ATTRIB__NUM_FRAGMENTS_MASK 0x18000 #define CB_COLOR4_ATTRIB__NUM_FRAGMENTS__SHIFT 0xf #define CB_COLOR4_ATTRIB__FORCE_DST_ALPHA_1_MASK 0x20000 #define CB_COLOR4_ATTRIB__FORCE_DST_ALPHA_1__SHIFT 0x11 #define CB_COLOR5_ATTRIB__TILE_MODE_INDEX_MASK 0x1f #define CB_COLOR5_ATTRIB__TILE_MODE_INDEX__SHIFT 0x0 #define CB_COLOR5_ATTRIB__FMASK_TILE_MODE_INDEX_MASK 0x3e0 #define CB_COLOR5_ATTRIB__FMASK_TILE_MODE_INDEX__SHIFT 0x5 #define CB_COLOR5_ATTRIB__FMASK_BANK_HEIGHT_MASK 0xc00 #define CB_COLOR5_ATTRIB__FMASK_BANK_HEIGHT__SHIFT 0xa #define CB_COLOR5_ATTRIB__NUM_SAMPLES_MASK 0x7000 #define CB_COLOR5_ATTRIB__NUM_SAMPLES__SHIFT 0xc #define CB_COLOR5_ATTRIB__NUM_FRAGMENTS_MASK 0x18000 #define CB_COLOR5_ATTRIB__NUM_FRAGMENTS__SHIFT 0xf #define CB_COLOR5_ATTRIB__FORCE_DST_ALPHA_1_MASK 0x20000 #define CB_COLOR5_ATTRIB__FORCE_DST_ALPHA_1__SHIFT 0x11 #define CB_COLOR6_ATTRIB__TILE_MODE_INDEX_MASK 0x1f #define CB_COLOR6_ATTRIB__TILE_MODE_INDEX__SHIFT 0x0 #define CB_COLOR6_ATTRIB__FMASK_TILE_MODE_INDEX_MASK 0x3e0 #define CB_COLOR6_ATTRIB__FMASK_TILE_MODE_INDEX__SHIFT 0x5 #define CB_COLOR6_ATTRIB__FMASK_BANK_HEIGHT_MASK 0xc00 #define CB_COLOR6_ATTRIB__FMASK_BANK_HEIGHT__SHIFT 0xa #define CB_COLOR6_ATTRIB__NUM_SAMPLES_MASK 0x7000 #define CB_COLOR6_ATTRIB__NUM_SAMPLES__SHIFT 0xc #define CB_COLOR6_ATTRIB__NUM_FRAGMENTS_MASK 0x18000 #define CB_COLOR6_ATTRIB__NUM_FRAGMENTS__SHIFT 0xf #define CB_COLOR6_ATTRIB__FORCE_DST_ALPHA_1_MASK 0x20000 #define CB_COLOR6_ATTRIB__FORCE_DST_ALPHA_1__SHIFT 0x11 #define CB_COLOR7_ATTRIB__TILE_MODE_INDEX_MASK 0x1f #define CB_COLOR7_ATTRIB__TILE_MODE_INDEX__SHIFT 0x0 #define CB_COLOR7_ATTRIB__FMASK_TILE_MODE_INDEX_MASK 0x3e0 #define CB_COLOR7_ATTRIB__FMASK_TILE_MODE_INDEX__SHIFT 0x5 #define CB_COLOR7_ATTRIB__FMASK_BANK_HEIGHT_MASK 0xc00 #define CB_COLOR7_ATTRIB__FMASK_BANK_HEIGHT__SHIFT 0xa #define CB_COLOR7_ATTRIB__NUM_SAMPLES_MASK 0x7000 #define CB_COLOR7_ATTRIB__NUM_SAMPLES__SHIFT 0xc #define CB_COLOR7_ATTRIB__NUM_FRAGMENTS_MASK 0x18000 #define CB_COLOR7_ATTRIB__NUM_FRAGMENTS__SHIFT 0xf #define CB_COLOR7_ATTRIB__FORCE_DST_ALPHA_1_MASK 0x20000 #define CB_COLOR7_ATTRIB__FORCE_DST_ALPHA_1__SHIFT 0x11 #define CB_COLOR0_DCC_CONTROL__OVERWRITE_COMBINER_DISABLE_MASK 0x1 #define CB_COLOR0_DCC_CONTROL__OVERWRITE_COMBINER_DISABLE__SHIFT 0x0 #define CB_COLOR0_DCC_CONTROL__KEY_CLEAR_ENABLE_MASK 0x2 #define CB_COLOR0_DCC_CONTROL__KEY_CLEAR_ENABLE__SHIFT 0x1 #define CB_COLOR0_DCC_CONTROL__MAX_UNCOMPRESSED_BLOCK_SIZE_MASK 0xc #define CB_COLOR0_DCC_CONTROL__MAX_UNCOMPRESSED_BLOCK_SIZE__SHIFT 0x2 #define CB_COLOR0_DCC_CONTROL__MIN_COMPRESSED_BLOCK_SIZE_MASK 0x10 #define CB_COLOR0_DCC_CONTROL__MIN_COMPRESSED_BLOCK_SIZE__SHIFT 0x4 #define CB_COLOR0_DCC_CONTROL__MAX_COMPRESSED_BLOCK_SIZE_MASK 0x60 #define CB_COLOR0_DCC_CONTROL__MAX_COMPRESSED_BLOCK_SIZE__SHIFT 0x5 #define CB_COLOR0_DCC_CONTROL__COLOR_TRANSFORM_MASK 0x180 #define CB_COLOR0_DCC_CONTROL__COLOR_TRANSFORM__SHIFT 0x7 #define CB_COLOR0_DCC_CONTROL__INDEPENDENT_64B_BLOCKS_MASK 0x200 #define CB_COLOR0_DCC_CONTROL__INDEPENDENT_64B_BLOCKS__SHIFT 0x9 #define CB_COLOR0_DCC_CONTROL__LOSSY_RGB_PRECISION_MASK 0x3c00 #define CB_COLOR0_DCC_CONTROL__LOSSY_RGB_PRECISION__SHIFT 0xa #define CB_COLOR0_DCC_CONTROL__LOSSY_ALPHA_PRECISION_MASK 0x3c000 #define CB_COLOR0_DCC_CONTROL__LOSSY_ALPHA_PRECISION__SHIFT 0xe #define CB_COLOR1_DCC_CONTROL__OVERWRITE_COMBINER_DISABLE_MASK 0x1 #define CB_COLOR1_DCC_CONTROL__OVERWRITE_COMBINER_DISABLE__SHIFT 0x0 #define CB_COLOR1_DCC_CONTROL__KEY_CLEAR_ENABLE_MASK 0x2 #define CB_COLOR1_DCC_CONTROL__KEY_CLEAR_ENABLE__SHIFT 0x1 #define CB_COLOR1_DCC_CONTROL__MAX_UNCOMPRESSED_BLOCK_SIZE_MASK 0xc #define CB_COLOR1_DCC_CONTROL__MAX_UNCOMPRESSED_BLOCK_SIZE__SHIFT 0x2 #define CB_COLOR1_DCC_CONTROL__MIN_COMPRESSED_BLOCK_SIZE_MASK 0x10 #define CB_COLOR1_DCC_CONTROL__MIN_COMPRESSED_BLOCK_SIZE__SHIFT 0x4 #define CB_COLOR1_DCC_CONTROL__MAX_COMPRESSED_BLOCK_SIZE_MASK 0x60 #define CB_COLOR1_DCC_CONTROL__MAX_COMPRESSED_BLOCK_SIZE__SHIFT 0x5 #define CB_COLOR1_DCC_CONTROL__COLOR_TRANSFORM_MASK 0x180 #define CB_COLOR1_DCC_CONTROL__COLOR_TRANSFORM__SHIFT 0x7 #define CB_COLOR1_DCC_CONTROL__INDEPENDENT_64B_BLOCKS_MASK 0x200 #define CB_COLOR1_DCC_CONTROL__INDEPENDENT_64B_BLOCKS__SHIFT 0x9 #define CB_COLOR1_DCC_CONTROL__LOSSY_RGB_PRECISION_MASK 0x3c00 #define CB_COLOR1_DCC_CONTROL__LOSSY_RGB_PRECISION__SHIFT 0xa #define CB_COLOR1_DCC_CONTROL__LOSSY_ALPHA_PRECISION_MASK 0x3c000 #define CB_COLOR1_DCC_CONTROL__LOSSY_ALPHA_PRECISION__SHIFT 0xe #define CB_COLOR2_DCC_CONTROL__OVERWRITE_COMBINER_DISABLE_MASK 0x1 #define CB_COLOR2_DCC_CONTROL__OVERWRITE_COMBINER_DISABLE__SHIFT 0x0 #define CB_COLOR2_DCC_CONTROL__KEY_CLEAR_ENABLE_MASK 0x2 #define CB_COLOR2_DCC_CONTROL__KEY_CLEAR_ENABLE__SHIFT 0x1 #define CB_COLOR2_DCC_CONTROL__MAX_UNCOMPRESSED_BLOCK_SIZE_MASK 0xc #define CB_COLOR2_DCC_CONTROL__MAX_UNCOMPRESSED_BLOCK_SIZE__SHIFT 0x2 #define CB_COLOR2_DCC_CONTROL__MIN_COMPRESSED_BLOCK_SIZE_MASK 0x10 #define CB_COLOR2_DCC_CONTROL__MIN_COMPRESSED_BLOCK_SIZE__SHIFT 0x4 #define CB_COLOR2_DCC_CONTROL__MAX_COMPRESSED_BLOCK_SIZE_MASK 0x60 #define CB_COLOR2_DCC_CONTROL__MAX_COMPRESSED_BLOCK_SIZE__SHIFT 0x5 #define CB_COLOR2_DCC_CONTROL__COLOR_TRANSFORM_MASK 0x180 #define CB_COLOR2_DCC_CONTROL__COLOR_TRANSFORM__SHIFT 0x7 #define CB_COLOR2_DCC_CONTROL__INDEPENDENT_64B_BLOCKS_MASK 0x200 #define CB_COLOR2_DCC_CONTROL__INDEPENDENT_64B_BLOCKS__SHIFT 0x9 #define CB_COLOR2_DCC_CONTROL__LOSSY_RGB_PRECISION_MASK 0x3c00 #define CB_COLOR2_DCC_CONTROL__LOSSY_RGB_PRECISION__SHIFT 0xa #define CB_COLOR2_DCC_CONTROL__LOSSY_ALPHA_PRECISION_MASK 0x3c000 #define CB_COLOR2_DCC_CONTROL__LOSSY_ALPHA_PRECISION__SHIFT 0xe #define CB_COLOR3_DCC_CONTROL__OVERWRITE_COMBINER_DISABLE_MASK 0x1 #define CB_COLOR3_DCC_CONTROL__OVERWRITE_COMBINER_DISABLE__SHIFT 0x0 #define CB_COLOR3_DCC_CONTROL__KEY_CLEAR_ENABLE_MASK 0x2 #define CB_COLOR3_DCC_CONTROL__KEY_CLEAR_ENABLE__SHIFT 0x1 #define CB_COLOR3_DCC_CONTROL__MAX_UNCOMPRESSED_BLOCK_SIZE_MASK 0xc #define CB_COLOR3_DCC_CONTROL__MAX_UNCOMPRESSED_BLOCK_SIZE__SHIFT 0x2 #define CB_COLOR3_DCC_CONTROL__MIN_COMPRESSED_BLOCK_SIZE_MASK 0x10 #define CB_COLOR3_DCC_CONTROL__MIN_COMPRESSED_BLOCK_SIZE__SHIFT 0x4 #define CB_COLOR3_DCC_CONTROL__MAX_COMPRESSED_BLOCK_SIZE_MASK 0x60 #define CB_COLOR3_DCC_CONTROL__MAX_COMPRESSED_BLOCK_SIZE__SHIFT 0x5 #define CB_COLOR3_DCC_CONTROL__COLOR_TRANSFORM_MASK 0x180 #define CB_COLOR3_DCC_CONTROL__COLOR_TRANSFORM__SHIFT 0x7 #define CB_COLOR3_DCC_CONTROL__INDEPENDENT_64B_BLOCKS_MASK 0x200 #define CB_COLOR3_DCC_CONTROL__INDEPENDENT_64B_BLOCKS__SHIFT 0x9 #define CB_COLOR3_DCC_CONTROL__LOSSY_RGB_PRECISION_MASK 0x3c00 #define CB_COLOR3_DCC_CONTROL__LOSSY_RGB_PRECISION__SHIFT 0xa #define CB_COLOR3_DCC_CONTROL__LOSSY_ALPHA_PRECISION_MASK 0x3c000 #define CB_COLOR3_DCC_CONTROL__LOSSY_ALPHA_PRECISION__SHIFT 0xe #define CB_COLOR4_DCC_CONTROL__OVERWRITE_COMBINER_DISABLE_MASK 0x1 #define CB_COLOR4_DCC_CONTROL__OVERWRITE_COMBINER_DISABLE__SHIFT 0x0 #define CB_COLOR4_DCC_CONTROL__KEY_CLEAR_ENABLE_MASK 0x2 #define CB_COLOR4_DCC_CONTROL__KEY_CLEAR_ENABLE__SHIFT 0x1 #define CB_COLOR4_DCC_CONTROL__MAX_UNCOMPRESSED_BLOCK_SIZE_MASK 0xc #define CB_COLOR4_DCC_CONTROL__MAX_UNCOMPRESSED_BLOCK_SIZE__SHIFT 0x2 #define CB_COLOR4_DCC_CONTROL__MIN_COMPRESSED_BLOCK_SIZE_MASK 0x10 #define CB_COLOR4_DCC_CONTROL__MIN_COMPRESSED_BLOCK_SIZE__SHIFT 0x4 #define CB_COLOR4_DCC_CONTROL__MAX_COMPRESSED_BLOCK_SIZE_MASK 0x60 #define CB_COLOR4_DCC_CONTROL__MAX_COMPRESSED_BLOCK_SIZE__SHIFT 0x5 #define CB_COLOR4_DCC_CONTROL__COLOR_TRANSFORM_MASK 0x180 #define CB_COLOR4_DCC_CONTROL__COLOR_TRANSFORM__SHIFT 0x7 #define CB_COLOR4_DCC_CONTROL__INDEPENDENT_64B_BLOCKS_MASK 0x200 #define CB_COLOR4_DCC_CONTROL__INDEPENDENT_64B_BLOCKS__SHIFT 0x9 #define CB_COLOR4_DCC_CONTROL__LOSSY_RGB_PRECISION_MASK 0x3c00 #define CB_COLOR4_DCC_CONTROL__LOSSY_RGB_PRECISION__SHIFT 0xa #define CB_COLOR4_DCC_CONTROL__LOSSY_ALPHA_PRECISION_MASK 0x3c000 #define CB_COLOR4_DCC_CONTROL__LOSSY_ALPHA_PRECISION__SHIFT 0xe #define CB_COLOR5_DCC_CONTROL__OVERWRITE_COMBINER_DISABLE_MASK 0x1 #define CB_COLOR5_DCC_CONTROL__OVERWRITE_COMBINER_DISABLE__SHIFT 0x0 #define CB_COLOR5_DCC_CONTROL__KEY_CLEAR_ENABLE_MASK 0x2 #define CB_COLOR5_DCC_CONTROL__KEY_CLEAR_ENABLE__SHIFT 0x1 #define CB_COLOR5_DCC_CONTROL__MAX_UNCOMPRESSED_BLOCK_SIZE_MASK 0xc #define CB_COLOR5_DCC_CONTROL__MAX_UNCOMPRESSED_BLOCK_SIZE__SHIFT 0x2 #define CB_COLOR5_DCC_CONTROL__MIN_COMPRESSED_BLOCK_SIZE_MASK 0x10 #define CB_COLOR5_DCC_CONTROL__MIN_COMPRESSED_BLOCK_SIZE__SHIFT 0x4 #define CB_COLOR5_DCC_CONTROL__MAX_COMPRESSED_BLOCK_SIZE_MASK 0x60 #define CB_COLOR5_DCC_CONTROL__MAX_COMPRESSED_BLOCK_SIZE__SHIFT 0x5 #define CB_COLOR5_DCC_CONTROL__COLOR_TRANSFORM_MASK 0x180 #define CB_COLOR5_DCC_CONTROL__COLOR_TRANSFORM__SHIFT 0x7 #define CB_COLOR5_DCC_CONTROL__INDEPENDENT_64B_BLOCKS_MASK 0x200 #define CB_COLOR5_DCC_CONTROL__INDEPENDENT_64B_BLOCKS__SHIFT 0x9 #define CB_COLOR5_DCC_CONTROL__LOSSY_RGB_PRECISION_MASK 0x3c00 #define CB_COLOR5_DCC_CONTROL__LOSSY_RGB_PRECISION__SHIFT 0xa #define CB_COLOR5_DCC_CONTROL__LOSSY_ALPHA_PRECISION_MASK 0x3c000 #define CB_COLOR5_DCC_CONTROL__LOSSY_ALPHA_PRECISION__SHIFT 0xe #define CB_COLOR6_DCC_CONTROL__OVERWRITE_COMBINER_DISABLE_MASK 0x1 #define CB_COLOR6_DCC_CONTROL__OVERWRITE_COMBINER_DISABLE__SHIFT 0x0 #define CB_COLOR6_DCC_CONTROL__KEY_CLEAR_ENABLE_MASK 0x2 #define CB_COLOR6_DCC_CONTROL__KEY_CLEAR_ENABLE__SHIFT 0x1 #define CB_COLOR6_DCC_CONTROL__MAX_UNCOMPRESSED_BLOCK_SIZE_MASK 0xc #define CB_COLOR6_DCC_CONTROL__MAX_UNCOMPRESSED_BLOCK_SIZE__SHIFT 0x2 #define CB_COLOR6_DCC_CONTROL__MIN_COMPRESSED_BLOCK_SIZE_MASK 0x10 #define CB_COLOR6_DCC_CONTROL__MIN_COMPRESSED_BLOCK_SIZE__SHIFT 0x4 #define CB_COLOR6_DCC_CONTROL__MAX_COMPRESSED_BLOCK_SIZE_MASK 0x60 #define CB_COLOR6_DCC_CONTROL__MAX_COMPRESSED_BLOCK_SIZE__SHIFT 0x5 #define CB_COLOR6_DCC_CONTROL__COLOR_TRANSFORM_MASK 0x180 #define CB_COLOR6_DCC_CONTROL__COLOR_TRANSFORM__SHIFT 0x7 #define CB_COLOR6_DCC_CONTROL__INDEPENDENT_64B_BLOCKS_MASK 0x200 #define CB_COLOR6_DCC_CONTROL__INDEPENDENT_64B_BLOCKS__SHIFT 0x9 #define CB_COLOR6_DCC_CONTROL__LOSSY_RGB_PRECISION_MASK 0x3c00 #define CB_COLOR6_DCC_CONTROL__LOSSY_RGB_PRECISION__SHIFT 0xa #define CB_COLOR6_DCC_CONTROL__LOSSY_ALPHA_PRECISION_MASK 0x3c000 #define CB_COLOR6_DCC_CONTROL__LOSSY_ALPHA_PRECISION__SHIFT 0xe #define CB_COLOR7_DCC_CONTROL__OVERWRITE_COMBINER_DISABLE_MASK 0x1 #define CB_COLOR7_DCC_CONTROL__OVERWRITE_COMBINER_DISABLE__SHIFT 0x0 #define CB_COLOR7_DCC_CONTROL__KEY_CLEAR_ENABLE_MASK 0x2 #define CB_COLOR7_DCC_CONTROL__KEY_CLEAR_ENABLE__SHIFT 0x1 #define CB_COLOR7_DCC_CONTROL__MAX_UNCOMPRESSED_BLOCK_SIZE_MASK 0xc #define CB_COLOR7_DCC_CONTROL__MAX_UNCOMPRESSED_BLOCK_SIZE__SHIFT 0x2 #define CB_COLOR7_DCC_CONTROL__MIN_COMPRESSED_BLOCK_SIZE_MASK 0x10 #define CB_COLOR7_DCC_CONTROL__MIN_COMPRESSED_BLOCK_SIZE__SHIFT 0x4 #define CB_COLOR7_DCC_CONTROL__MAX_COMPRESSED_BLOCK_SIZE_MASK 0x60 #define CB_COLOR7_DCC_CONTROL__MAX_COMPRESSED_BLOCK_SIZE__SHIFT 0x5 #define CB_COLOR7_DCC_CONTROL__COLOR_TRANSFORM_MASK 0x180 #define CB_COLOR7_DCC_CONTROL__COLOR_TRANSFORM__SHIFT 0x7 #define CB_COLOR7_DCC_CONTROL__INDEPENDENT_64B_BLOCKS_MASK 0x200 #define CB_COLOR7_DCC_CONTROL__INDEPENDENT_64B_BLOCKS__SHIFT 0x9 #define CB_COLOR7_DCC_CONTROL__LOSSY_RGB_PRECISION_MASK 0x3c00 #define CB_COLOR7_DCC_CONTROL__LOSSY_RGB_PRECISION__SHIFT 0xa #define CB_COLOR7_DCC_CONTROL__LOSSY_ALPHA_PRECISION_MASK 0x3c000 #define CB_COLOR7_DCC_CONTROL__LOSSY_ALPHA_PRECISION__SHIFT 0xe #define CB_COLOR0_CMASK__BASE_256B_MASK 0xffffffff #define CB_COLOR0_CMASK__BASE_256B__SHIFT 0x0 #define CB_COLOR1_CMASK__BASE_256B_MASK 0xffffffff #define CB_COLOR1_CMASK__BASE_256B__SHIFT 0x0 #define CB_COLOR2_CMASK__BASE_256B_MASK 0xffffffff #define CB_COLOR2_CMASK__BASE_256B__SHIFT 0x0 #define CB_COLOR3_CMASK__BASE_256B_MASK 0xffffffff #define CB_COLOR3_CMASK__BASE_256B__SHIFT 0x0 #define CB_COLOR4_CMASK__BASE_256B_MASK 0xffffffff #define CB_COLOR4_CMASK__BASE_256B__SHIFT 0x0 #define CB_COLOR5_CMASK__BASE_256B_MASK 0xffffffff #define CB_COLOR5_CMASK__BASE_256B__SHIFT 0x0 #define CB_COLOR6_CMASK__BASE_256B_MASK 0xffffffff #define CB_COLOR6_CMASK__BASE_256B__SHIFT 0x0 #define CB_COLOR7_CMASK__BASE_256B_MASK 0xffffffff #define CB_COLOR7_CMASK__BASE_256B__SHIFT 0x0 #define CB_COLOR0_CMASK_SLICE__TILE_MAX_MASK 0x3fff #define CB_COLOR0_CMASK_SLICE__TILE_MAX__SHIFT 0x0 #define CB_COLOR1_CMASK_SLICE__TILE_MAX_MASK 0x3fff #define CB_COLOR1_CMASK_SLICE__TILE_MAX__SHIFT 0x0 #define CB_COLOR2_CMASK_SLICE__TILE_MAX_MASK 0x3fff #define CB_COLOR2_CMASK_SLICE__TILE_MAX__SHIFT 0x0 #define CB_COLOR3_CMASK_SLICE__TILE_MAX_MASK 0x3fff #define CB_COLOR3_CMASK_SLICE__TILE_MAX__SHIFT 0x0 #define CB_COLOR4_CMASK_SLICE__TILE_MAX_MASK 0x3fff #define CB_COLOR4_CMASK_SLICE__TILE_MAX__SHIFT 0x0 #define CB_COLOR5_CMASK_SLICE__TILE_MAX_MASK 0x3fff #define CB_COLOR5_CMASK_SLICE__TILE_MAX__SHIFT 0x0 #define CB_COLOR6_CMASK_SLICE__TILE_MAX_MASK 0x3fff #define CB_COLOR6_CMASK_SLICE__TILE_MAX__SHIFT 0x0 #define CB_COLOR7_CMASK_SLICE__TILE_MAX_MASK 0x3fff #define CB_COLOR7_CMASK_SLICE__TILE_MAX__SHIFT 0x0 #define CB_COLOR0_FMASK__BASE_256B_MASK 0xffffffff #define CB_COLOR0_FMASK__BASE_256B__SHIFT 0x0 #define CB_COLOR1_FMASK__BASE_256B_MASK 0xffffffff #define CB_COLOR1_FMASK__BASE_256B__SHIFT 0x0 #define CB_COLOR2_FMASK__BASE_256B_MASK 0xffffffff #define CB_COLOR2_FMASK__BASE_256B__SHIFT 0x0 #define CB_COLOR3_FMASK__BASE_256B_MASK 0xffffffff #define CB_COLOR3_FMASK__BASE_256B__SHIFT 0x0 #define CB_COLOR4_FMASK__BASE_256B_MASK 0xffffffff #define CB_COLOR4_FMASK__BASE_256B__SHIFT 0x0 #define CB_COLOR5_FMASK__BASE_256B_MASK 0xffffffff #define CB_COLOR5_FMASK__BASE_256B__SHIFT 0x0 #define CB_COLOR6_FMASK__BASE_256B_MASK 0xffffffff #define CB_COLOR6_FMASK__BASE_256B__SHIFT 0x0 #define CB_COLOR7_FMASK__BASE_256B_MASK 0xffffffff #define CB_COLOR7_FMASK__BASE_256B__SHIFT 0x0 #define CB_COLOR0_FMASK_SLICE__TILE_MAX_MASK 0x3fffff #define CB_COLOR0_FMASK_SLICE__TILE_MAX__SHIFT 0x0 #define CB_COLOR1_FMASK_SLICE__TILE_MAX_MASK 0x3fffff #define CB_COLOR1_FMASK_SLICE__TILE_MAX__SHIFT 0x0 #define CB_COLOR2_FMASK_SLICE__TILE_MAX_MASK 0x3fffff #define CB_COLOR2_FMASK_SLICE__TILE_MAX__SHIFT 0x0 #define CB_COLOR3_FMASK_SLICE__TILE_MAX_MASK 0x3fffff #define CB_COLOR3_FMASK_SLICE__TILE_MAX__SHIFT 0x0 #define CB_COLOR4_FMASK_SLICE__TILE_MAX_MASK 0x3fffff #define CB_COLOR4_FMASK_SLICE__TILE_MAX__SHIFT 0x0 #define CB_COLOR5_FMASK_SLICE__TILE_MAX_MASK 0x3fffff #define CB_COLOR5_FMASK_SLICE__TILE_MAX__SHIFT 0x0 #define CB_COLOR6_FMASK_SLICE__TILE_MAX_MASK 0x3fffff #define CB_COLOR6_FMASK_SLICE__TILE_MAX__SHIFT 0x0 #define CB_COLOR7_FMASK_SLICE__TILE_MAX_MASK 0x3fffff #define CB_COLOR7_FMASK_SLICE__TILE_MAX__SHIFT 0x0 #define CB_COLOR0_CLEAR_WORD0__CLEAR_WORD0_MASK 0xffffffff #define CB_COLOR0_CLEAR_WORD0__CLEAR_WORD0__SHIFT 0x0 #define CB_COLOR1_CLEAR_WORD0__CLEAR_WORD0_MASK 0xffffffff #define CB_COLOR1_CLEAR_WORD0__CLEAR_WORD0__SHIFT 0x0 #define CB_COLOR2_CLEAR_WORD0__CLEAR_WORD0_MASK 0xffffffff #define CB_COLOR2_CLEAR_WORD0__CLEAR_WORD0__SHIFT 0x0 #define CB_COLOR3_CLEAR_WORD0__CLEAR_WORD0_MASK 0xffffffff #define CB_COLOR3_CLEAR_WORD0__CLEAR_WORD0__SHIFT 0x0 #define CB_COLOR4_CLEAR_WORD0__CLEAR_WORD0_MASK 0xffffffff #define CB_COLOR4_CLEAR_WORD0__CLEAR_WORD0__SHIFT 0x0 #define CB_COLOR5_CLEAR_WORD0__CLEAR_WORD0_MASK 0xffffffff #define CB_COLOR5_CLEAR_WORD0__CLEAR_WORD0__SHIFT 0x0 #define CB_COLOR6_CLEAR_WORD0__CLEAR_WORD0_MASK 0xffffffff #define CB_COLOR6_CLEAR_WORD0__CLEAR_WORD0__SHIFT 0x0 #define CB_COLOR7_CLEAR_WORD0__CLEAR_WORD0_MASK 0xffffffff #define CB_COLOR7_CLEAR_WORD0__CLEAR_WORD0__SHIFT 0x0 #define CB_COLOR0_CLEAR_WORD1__CLEAR_WORD1_MASK 0xffffffff #define CB_COLOR0_CLEAR_WORD1__CLEAR_WORD1__SHIFT 0x0 #define CB_COLOR1_CLEAR_WORD1__CLEAR_WORD1_MASK 0xffffffff #define CB_COLOR1_CLEAR_WORD1__CLEAR_WORD1__SHIFT 0x0 #define CB_COLOR2_CLEAR_WORD1__CLEAR_WORD1_MASK 0xffffffff #define CB_COLOR2_CLEAR_WORD1__CLEAR_WORD1__SHIFT 0x0 #define CB_COLOR3_CLEAR_WORD1__CLEAR_WORD1_MASK 0xffffffff #define CB_COLOR3_CLEAR_WORD1__CLEAR_WORD1__SHIFT 0x0 #define CB_COLOR4_CLEAR_WORD1__CLEAR_WORD1_MASK 0xffffffff #define CB_COLOR4_CLEAR_WORD1__CLEAR_WORD1__SHIFT 0x0 #define CB_COLOR5_CLEAR_WORD1__CLEAR_WORD1_MASK 0xffffffff #define CB_COLOR5_CLEAR_WORD1__CLEAR_WORD1__SHIFT 0x0 #define CB_COLOR6_CLEAR_WORD1__CLEAR_WORD1_MASK 0xffffffff #define CB_COLOR6_CLEAR_WORD1__CLEAR_WORD1__SHIFT 0x0 #define CB_COLOR7_CLEAR_WORD1__CLEAR_WORD1_MASK 0xffffffff #define CB_COLOR7_CLEAR_WORD1__CLEAR_WORD1__SHIFT 0x0 #define CB_COLOR0_DCC_BASE__BASE_256B_MASK 0xffffffff #define CB_COLOR0_DCC_BASE__BASE_256B__SHIFT 0x0 #define CB_COLOR1_DCC_BASE__BASE_256B_MASK 0xffffffff #define CB_COLOR1_DCC_BASE__BASE_256B__SHIFT 0x0 #define CB_COLOR2_DCC_BASE__BASE_256B_MASK 0xffffffff #define CB_COLOR2_DCC_BASE__BASE_256B__SHIFT 0x0 #define CB_COLOR3_DCC_BASE__BASE_256B_MASK 0xffffffff #define CB_COLOR3_DCC_BASE__BASE_256B__SHIFT 0x0 #define CB_COLOR4_DCC_BASE__BASE_256B_MASK 0xffffffff #define CB_COLOR4_DCC_BASE__BASE_256B__SHIFT 0x0 #define CB_COLOR5_DCC_BASE__BASE_256B_MASK 0xffffffff #define CB_COLOR5_DCC_BASE__BASE_256B__SHIFT 0x0 #define CB_COLOR6_DCC_BASE__BASE_256B_MASK 0xffffffff #define CB_COLOR6_DCC_BASE__BASE_256B__SHIFT 0x0 #define CB_COLOR7_DCC_BASE__BASE_256B_MASK 0xffffffff #define CB_COLOR7_DCC_BASE__BASE_256B__SHIFT 0x0 #define CB_TARGET_MASK__TARGET0_ENABLE_MASK 0xf #define CB_TARGET_MASK__TARGET0_ENABLE__SHIFT 0x0 #define CB_TARGET_MASK__TARGET1_ENABLE_MASK 0xf0 #define CB_TARGET_MASK__TARGET1_ENABLE__SHIFT 0x4 #define CB_TARGET_MASK__TARGET2_ENABLE_MASK 0xf00 #define CB_TARGET_MASK__TARGET2_ENABLE__SHIFT 0x8 #define CB_TARGET_MASK__TARGET3_ENABLE_MASK 0xf000 #define CB_TARGET_MASK__TARGET3_ENABLE__SHIFT 0xc #define CB_TARGET_MASK__TARGET4_ENABLE_MASK 0xf0000 #define CB_TARGET_MASK__TARGET4_ENABLE__SHIFT 0x10 #define CB_TARGET_MASK__TARGET5_ENABLE_MASK 0xf00000 #define CB_TARGET_MASK__TARGET5_ENABLE__SHIFT 0x14 #define CB_TARGET_MASK__TARGET6_ENABLE_MASK 0xf000000 #define CB_TARGET_MASK__TARGET6_ENABLE__SHIFT 0x18 #define CB_TARGET_MASK__TARGET7_ENABLE_MASK 0xf0000000 #define CB_TARGET_MASK__TARGET7_ENABLE__SHIFT 0x1c #define CB_SHADER_MASK__OUTPUT0_ENABLE_MASK 0xf #define CB_SHADER_MASK__OUTPUT0_ENABLE__SHIFT 0x0 #define CB_SHADER_MASK__OUTPUT1_ENABLE_MASK 0xf0 #define CB_SHADER_MASK__OUTPUT1_ENABLE__SHIFT 0x4 #define CB_SHADER_MASK__OUTPUT2_ENABLE_MASK 0xf00 #define CB_SHADER_MASK__OUTPUT2_ENABLE__SHIFT 0x8 #define CB_SHADER_MASK__OUTPUT3_ENABLE_MASK 0xf000 #define CB_SHADER_MASK__OUTPUT3_ENABLE__SHIFT 0xc #define CB_SHADER_MASK__OUTPUT4_ENABLE_MASK 0xf0000 #define CB_SHADER_MASK__OUTPUT4_ENABLE__SHIFT 0x10 #define CB_SHADER_MASK__OUTPUT5_ENABLE_MASK 0xf00000 #define CB_SHADER_MASK__OUTPUT5_ENABLE__SHIFT 0x14 #define CB_SHADER_MASK__OUTPUT6_ENABLE_MASK 0xf000000 #define CB_SHADER_MASK__OUTPUT6_ENABLE__SHIFT 0x18 #define CB_SHADER_MASK__OUTPUT7_ENABLE_MASK 0xf0000000 #define CB_SHADER_MASK__OUTPUT7_ENABLE__SHIFT 0x1c #define CB_HW_CONTROL__CM_CACHE_EVICT_POINT_MASK 0xf #define CB_HW_CONTROL__CM_CACHE_EVICT_POINT__SHIFT 0x0 #define CB_HW_CONTROL__FC_CACHE_EVICT_POINT_MASK 0x3c0 #define CB_HW_CONTROL__FC_CACHE_EVICT_POINT__SHIFT 0x6 #define CB_HW_CONTROL__CC_CACHE_EVICT_POINT_MASK 0xf000 #define CB_HW_CONTROL__CC_CACHE_EVICT_POINT__SHIFT 0xc #define CB_HW_CONTROL__ALLOW_MRT_WITH_DUAL_SOURCE_MASK 0x10000 #define CB_HW_CONTROL__ALLOW_MRT_WITH_DUAL_SOURCE__SHIFT 0x10 #define CB_HW_CONTROL__DISABLE_INTNORM_LE11BPC_CLAMPING_MASK 0x40000 #define CB_HW_CONTROL__DISABLE_INTNORM_LE11BPC_CLAMPING__SHIFT 0x12 #define CB_HW_CONTROL__FORCE_NEEDS_DST_MASK 0x80000 #define CB_HW_CONTROL__FORCE_NEEDS_DST__SHIFT 0x13 #define CB_HW_CONTROL__FORCE_ALWAYS_TOGGLE_MASK 0x100000 #define CB_HW_CONTROL__FORCE_ALWAYS_TOGGLE__SHIFT 0x14 #define CB_HW_CONTROL__DISABLE_BLEND_OPT_RESULT_EQ_DEST_MASK 0x200000 #define CB_HW_CONTROL__DISABLE_BLEND_OPT_RESULT_EQ_DEST__SHIFT 0x15 #define CB_HW_CONTROL__DISABLE_FULL_WRITE_MASK_MASK 0x400000 #define CB_HW_CONTROL__DISABLE_FULL_WRITE_MASK__SHIFT 0x16 #define CB_HW_CONTROL__DISABLE_RESOLVE_OPT_FOR_SINGLE_FRAG_MASK 0x800000 #define CB_HW_CONTROL__DISABLE_RESOLVE_OPT_FOR_SINGLE_FRAG__SHIFT 0x17 #define CB_HW_CONTROL__DISABLE_BLEND_OPT_DONT_RD_DST_MASK 0x1000000 #define CB_HW_CONTROL__DISABLE_BLEND_OPT_DONT_RD_DST__SHIFT 0x18 #define CB_HW_CONTROL__DISABLE_BLEND_OPT_BYPASS_MASK 0x2000000 #define CB_HW_CONTROL__DISABLE_BLEND_OPT_BYPASS__SHIFT 0x19 #define CB_HW_CONTROL__DISABLE_BLEND_OPT_DISCARD_PIXEL_MASK 0x4000000 #define CB_HW_CONTROL__DISABLE_BLEND_OPT_DISCARD_PIXEL__SHIFT 0x1a #define CB_HW_CONTROL__DISABLE_BLEND_OPT_WHEN_DISABLED_SRCALPHA_IS_USED_MASK 0x8000000 #define CB_HW_CONTROL__DISABLE_BLEND_OPT_WHEN_DISABLED_SRCALPHA_IS_USED__SHIFT 0x1b #define CB_HW_CONTROL__PRIORITIZE_FC_WR_OVER_FC_RD_ON_CMASK_CONFLICT_MASK 0x10000000 #define CB_HW_CONTROL__PRIORITIZE_FC_WR_OVER_FC_RD_ON_CMASK_CONFLICT__SHIFT 0x1c #define CB_HW_CONTROL__PRIORITIZE_FC_EVICT_OVER_FOP_RD_ON_BANK_CONFLICT_MASK 0x20000000 #define CB_HW_CONTROL__PRIORITIZE_FC_EVICT_OVER_FOP_RD_ON_BANK_CONFLICT__SHIFT 0x1d #define CB_HW_CONTROL__DISABLE_CC_IB_SERIALIZER_STATE_OPT_MASK 0x40000000 #define CB_HW_CONTROL__DISABLE_CC_IB_SERIALIZER_STATE_OPT__SHIFT 0x1e #define CB_HW_CONTROL__DISABLE_PIXEL_IN_QUAD_FIX_FOR_LINEAR_SURFACE_MASK 0x80000000 #define CB_HW_CONTROL__DISABLE_PIXEL_IN_QUAD_FIX_FOR_LINEAR_SURFACE__SHIFT 0x1f #define CB_HW_CONTROL_1__CM_CACHE_NUM_TAGS_MASK 0x1f #define CB_HW_CONTROL_1__CM_CACHE_NUM_TAGS__SHIFT 0x0 #define CB_HW_CONTROL_1__FC_CACHE_NUM_TAGS_MASK 0x7e0 #define CB_HW_CONTROL_1__FC_CACHE_NUM_TAGS__SHIFT 0x5 #define CB_HW_CONTROL_1__CC_CACHE_NUM_TAGS_MASK 0x1f800 #define CB_HW_CONTROL_1__CC_CACHE_NUM_TAGS__SHIFT 0xb #define CB_HW_CONTROL_1__CM_TILE_FIFO_DEPTH_MASK 0x3fe0000 #define CB_HW_CONTROL_1__CM_TILE_FIFO_DEPTH__SHIFT 0x11 #define CB_HW_CONTROL_1__CHICKEN_BITS_MASK 0xfc000000 #define CB_HW_CONTROL_1__CHICKEN_BITS__SHIFT 0x1a #define CB_HW_CONTROL_2__CC_EVEN_ODD_FIFO_DEPTH_MASK 0xff #define CB_HW_CONTROL_2__CC_EVEN_ODD_FIFO_DEPTH__SHIFT 0x0 #define CB_HW_CONTROL_2__FC_RDLAT_TILE_FIFO_DEPTH_MASK 0x7f00 #define CB_HW_CONTROL_2__FC_RDLAT_TILE_FIFO_DEPTH__SHIFT 0x8 #define CB_HW_CONTROL_2__FC_RDLAT_QUAD_FIFO_DEPTH_MASK 0x7f8000 #define CB_HW_CONTROL_2__FC_RDLAT_QUAD_FIFO_DEPTH__SHIFT 0xf #define CB_HW_CONTROL_2__DRR_ASSUMED_FIFO_DEPTH_DIV8_MASK 0xf000000 #define CB_HW_CONTROL_2__DRR_ASSUMED_FIFO_DEPTH_DIV8__SHIFT 0x18 #define CB_HW_CONTROL_2__CHICKEN_BITS_MASK 0xf0000000 #define CB_HW_CONTROL_2__CHICKEN_BITS__SHIFT 0x1c #define CB_HW_CONTROL_3__DISABLE_SLOW_MODE_EMPTY_HALF_QUAD_KILL_MASK 0x1 #define CB_HW_CONTROL_3__DISABLE_SLOW_MODE_EMPTY_HALF_QUAD_KILL__SHIFT 0x0 #define CB_HW_CONTROL_3__RAM_ADDRESS_CONFLICTS_DISALLOWED_MASK 0x2 #define CB_HW_CONTROL_3__RAM_ADDRESS_CONFLICTS_DISALLOWED__SHIFT 0x1 #define CB_HW_CONTROL_3__DISABLE_FAST_CLEAR_FETCH_OPT_MASK 0x4 #define CB_HW_CONTROL_3__DISABLE_FAST_CLEAR_FETCH_OPT__SHIFT 0x2 #define CB_HW_CONTROL_3__DISABLE_QUAD_MARKER_DROP_STOP_MASK 0x8 #define CB_HW_CONTROL_3__DISABLE_QUAD_MARKER_DROP_STOP__SHIFT 0x3 #define CB_HW_CONTROL_3__DISABLE_OVERWRITE_COMBINER_CAM_CLR_MASK 0x10 #define CB_HW_CONTROL_3__DISABLE_OVERWRITE_COMBINER_CAM_CLR__SHIFT 0x4 #define CB_HW_CONTROL_3__DISABLE_CC_CACHE_OVWR_STATUS_ACCUM_MASK 0x20 #define CB_HW_CONTROL_3__DISABLE_CC_CACHE_OVWR_STATUS_ACCUM__SHIFT 0x5 #define CB_HW_CONTROL_3__DISABLE_CC_CACHE_OVWR_KEY_MOD_MASK 0x40 #define CB_HW_CONTROL_3__DISABLE_CC_CACHE_OVWR_KEY_MOD__SHIFT 0x6 #define CB_HW_CONTROL_3__DISABLE_CC_CACHE_PANIC_GATING_MASK 0x80 #define CB_HW_CONTROL_3__DISABLE_CC_CACHE_PANIC_GATING__SHIFT 0x7 #define CB_HW_CONTROL_3__DISABLE_OVERWRITE_COMBINER_TARGET_MASK_VALIDATION_MASK 0x100 #define CB_HW_CONTROL_3__DISABLE_OVERWRITE_COMBINER_TARGET_MASK_VALIDATION__SHIFT 0x8 #define CB_DCC_CONFIG__OVERWRITE_COMBINER_DEPTH_MASK 0x1f #define CB_DCC_CONFIG__OVERWRITE_COMBINER_DEPTH__SHIFT 0x0 #define CB_DCC_CONFIG__OVERWRITE_COMBINER_DISABLE_MASK 0x20 #define CB_DCC_CONFIG__OVERWRITE_COMBINER_DISABLE__SHIFT 0x5 #define CB_DCC_CONFIG__OVERWRITE_COMBINER_CC_POP_DISABLE_MASK 0x40 #define CB_DCC_CONFIG__OVERWRITE_COMBINER_CC_POP_DISABLE__SHIFT 0x6 #define CB_DCC_CONFIG__FC_RDLAT_KEYID_FIFO_DEPTH_MASK 0xff00 #define CB_DCC_CONFIG__FC_RDLAT_KEYID_FIFO_DEPTH__SHIFT 0x8 #define CB_DCC_CONFIG__READ_RETURN_SKID_FIFO_DEPTH_MASK 0x7f0000 #define CB_DCC_CONFIG__READ_RETURN_SKID_FIFO_DEPTH__SHIFT 0x10 #define CB_DCC_CONFIG__DCC_CACHE_EVICT_POINT_MASK 0xf000000 #define CB_DCC_CONFIG__DCC_CACHE_EVICT_POINT__SHIFT 0x18 #define CB_DCC_CONFIG__DCC_CACHE_NUM_TAGS_MASK 0xf0000000 #define CB_DCC_CONFIG__DCC_CACHE_NUM_TAGS__SHIFT 0x1c #define CB_PERFCOUNTER_FILTER__OP_FILTER_ENABLE_MASK 0x1 #define CB_PERFCOUNTER_FILTER__OP_FILTER_ENABLE__SHIFT 0x0 #define CB_PERFCOUNTER_FILTER__OP_FILTER_SEL_MASK 0xe #define CB_PERFCOUNTER_FILTER__OP_FILTER_SEL__SHIFT 0x1 #define CB_PERFCOUNTER_FILTER__FORMAT_FILTER_ENABLE_MASK 0x10 #define CB_PERFCOUNTER_FILTER__FORMAT_FILTER_ENABLE__SHIFT 0x4 #define CB_PERFCOUNTER_FILTER__FORMAT_FILTER_SEL_MASK 0x3e0 #define CB_PERFCOUNTER_FILTER__FORMAT_FILTER_SEL__SHIFT 0x5 #define CB_PERFCOUNTER_FILTER__CLEAR_FILTER_ENABLE_MASK 0x400 #define CB_PERFCOUNTER_FILTER__CLEAR_FILTER_ENABLE__SHIFT 0xa #define CB_PERFCOUNTER_FILTER__CLEAR_FILTER_SEL_MASK 0x800 #define CB_PERFCOUNTER_FILTER__CLEAR_FILTER_SEL__SHIFT 0xb #define CB_PERFCOUNTER_FILTER__MRT_FILTER_ENABLE_MASK 0x1000 #define CB_PERFCOUNTER_FILTER__MRT_FILTER_ENABLE__SHIFT 0xc #define CB_PERFCOUNTER_FILTER__MRT_FILTER_SEL_MASK 0xe000 #define CB_PERFCOUNTER_FILTER__MRT_FILTER_SEL__SHIFT 0xd #define CB_PERFCOUNTER_FILTER__NUM_SAMPLES_FILTER_ENABLE_MASK 0x20000 #define CB_PERFCOUNTER_FILTER__NUM_SAMPLES_FILTER_ENABLE__SHIFT 0x11 #define CB_PERFCOUNTER_FILTER__NUM_SAMPLES_FILTER_SEL_MASK 0x1c0000 #define CB_PERFCOUNTER_FILTER__NUM_SAMPLES_FILTER_SEL__SHIFT 0x12 #define CB_PERFCOUNTER_FILTER__NUM_FRAGMENTS_FILTER_ENABLE_MASK 0x200000 #define CB_PERFCOUNTER_FILTER__NUM_FRAGMENTS_FILTER_ENABLE__SHIFT 0x15 #define CB_PERFCOUNTER_FILTER__NUM_FRAGMENTS_FILTER_SEL_MASK 0xc00000 #define CB_PERFCOUNTER_FILTER__NUM_FRAGMENTS_FILTER_SEL__SHIFT 0x16 #define CB_PERFCOUNTER0_SELECT__PERF_SEL_MASK 0x1ff #define CB_PERFCOUNTER0_SELECT__PERF_SEL__SHIFT 0x0 #define CB_PERFCOUNTER0_SELECT__PERF_SEL1_MASK 0x7fc00 #define CB_PERFCOUNTER0_SELECT__PERF_SEL1__SHIFT 0xa #define CB_PERFCOUNTER0_SELECT__CNTR_MODE_MASK 0xf00000 #define CB_PERFCOUNTER0_SELECT__CNTR_MODE__SHIFT 0x14 #define CB_PERFCOUNTER0_SELECT__PERF_MODE1_MASK 0xf000000 #define CB_PERFCOUNTER0_SELECT__PERF_MODE1__SHIFT 0x18 #define CB_PERFCOUNTER0_SELECT__PERF_MODE_MASK 0xf0000000 #define CB_PERFCOUNTER0_SELECT__PERF_MODE__SHIFT 0x1c #define CB_PERFCOUNTER0_SELECT1__PERF_SEL2_MASK 0x1ff #define CB_PERFCOUNTER0_SELECT1__PERF_SEL2__SHIFT 0x0 #define CB_PERFCOUNTER0_SELECT1__PERF_SEL3_MASK 0x7fc00 #define CB_PERFCOUNTER0_SELECT1__PERF_SEL3__SHIFT 0xa #define CB_PERFCOUNTER0_SELECT1__PERF_MODE3_MASK 0xf000000 #define CB_PERFCOUNTER0_SELECT1__PERF_MODE3__SHIFT 0x18 #define CB_PERFCOUNTER0_SELECT1__PERF_MODE2_MASK 0xf0000000 #define CB_PERFCOUNTER0_SELECT1__PERF_MODE2__SHIFT 0x1c #define CB_PERFCOUNTER1_SELECT__PERF_SEL_MASK 0x1ff #define CB_PERFCOUNTER1_SELECT__PERF_SEL__SHIFT 0x0 #define CB_PERFCOUNTER1_SELECT__PERF_MODE_MASK 0xf0000000 #define CB_PERFCOUNTER1_SELECT__PERF_MODE__SHIFT 0x1c #define CB_PERFCOUNTER2_SELECT__PERF_SEL_MASK 0x1ff #define CB_PERFCOUNTER2_SELECT__PERF_SEL__SHIFT 0x0 #define CB_PERFCOUNTER2_SELECT__PERF_MODE_MASK 0xf0000000 #define CB_PERFCOUNTER2_SELECT__PERF_MODE__SHIFT 0x1c #define CB_PERFCOUNTER3_SELECT__PERF_SEL_MASK 0x1ff #define CB_PERFCOUNTER3_SELECT__PERF_SEL__SHIFT 0x0 #define CB_PERFCOUNTER3_SELECT__PERF_MODE_MASK 0xf0000000 #define CB_PERFCOUNTER3_SELECT__PERF_MODE__SHIFT 0x1c #define CB_PERFCOUNTER0_LO__PERFCOUNTER_LO_MASK 0xffffffff #define CB_PERFCOUNTER0_LO__PERFCOUNTER_LO__SHIFT 0x0 #define CB_PERFCOUNTER1_LO__PERFCOUNTER_LO_MASK 0xffffffff #define CB_PERFCOUNTER1_LO__PERFCOUNTER_LO__SHIFT 0x0 #define CB_PERFCOUNTER2_LO__PERFCOUNTER_LO_MASK 0xffffffff #define CB_PERFCOUNTER2_LO__PERFCOUNTER_LO__SHIFT 0x0 #define CB_PERFCOUNTER3_LO__PERFCOUNTER_LO_MASK 0xffffffff #define CB_PERFCOUNTER3_LO__PERFCOUNTER_LO__SHIFT 0x0 #define CB_PERFCOUNTER0_HI__PERFCOUNTER_HI_MASK 0xffffffff #define CB_PERFCOUNTER0_HI__PERFCOUNTER_HI__SHIFT 0x0 #define CB_PERFCOUNTER1_HI__PERFCOUNTER_HI_MASK 0xffffffff #define CB_PERFCOUNTER1_HI__PERFCOUNTER_HI__SHIFT 0x0 #define CB_PERFCOUNTER2_HI__PERFCOUNTER_HI_MASK 0xffffffff #define CB_PERFCOUNTER2_HI__PERFCOUNTER_HI__SHIFT 0x0 #define CB_PERFCOUNTER3_HI__PERFCOUNTER_HI_MASK 0xffffffff #define CB_PERFCOUNTER3_HI__PERFCOUNTER_HI__SHIFT 0x0 #define CB_CGTT_SCLK_CTRL__ON_DELAY_MASK 0xf #define CB_CGTT_SCLK_CTRL__ON_DELAY__SHIFT 0x0 #define CB_CGTT_SCLK_CTRL__OFF_HYSTERESIS_MASK 0xff0 #define CB_CGTT_SCLK_CTRL__OFF_HYSTERESIS__SHIFT 0x4 #define CB_CGTT_SCLK_CTRL__SOFT_OVERRIDE7_MASK 0x1000000 #define CB_CGTT_SCLK_CTRL__SOFT_OVERRIDE7__SHIFT 0x18 #define CB_CGTT_SCLK_CTRL__SOFT_OVERRIDE6_MASK 0x2000000 #define CB_CGTT_SCLK_CTRL__SOFT_OVERRIDE6__SHIFT 0x19 #define CB_CGTT_SCLK_CTRL__SOFT_OVERRIDE5_MASK 0x4000000 #define CB_CGTT_SCLK_CTRL__SOFT_OVERRIDE5__SHIFT 0x1a #define CB_CGTT_SCLK_CTRL__SOFT_OVERRIDE4_MASK 0x8000000 #define CB_CGTT_SCLK_CTRL__SOFT_OVERRIDE4__SHIFT 0x1b #define CB_CGTT_SCLK_CTRL__SOFT_OVERRIDE3_MASK 0x10000000 #define CB_CGTT_SCLK_CTRL__SOFT_OVERRIDE3__SHIFT 0x1c #define CB_CGTT_SCLK_CTRL__SOFT_OVERRIDE2_MASK 0x20000000 #define CB_CGTT_SCLK_CTRL__SOFT_OVERRIDE2__SHIFT 0x1d #define CB_CGTT_SCLK_CTRL__SOFT_OVERRIDE1_MASK 0x40000000 #define CB_CGTT_SCLK_CTRL__SOFT_OVERRIDE1__SHIFT 0x1e #define CB_CGTT_SCLK_CTRL__SOFT_OVERRIDE0_MASK 0x80000000 #define CB_CGTT_SCLK_CTRL__SOFT_OVERRIDE0__SHIFT 0x1f #define CB_DEBUG_BUS_17__TILE_INTFC_BUSY_MASK 0x1 #define CB_DEBUG_BUS_17__TILE_INTFC_BUSY__SHIFT 0x0 #define CB_DEBUG_BUS_17__MU_BUSY_MASK 0x2 #define CB_DEBUG_BUS_17__MU_BUSY__SHIFT 0x1 #define CB_DEBUG_BUS_17__TQ_BUSY_MASK 0x4 #define CB_DEBUG_BUS_17__TQ_BUSY__SHIFT 0x2 #define CB_DEBUG_BUS_17__AC_BUSY_MASK 0x8 #define CB_DEBUG_BUS_17__AC_BUSY__SHIFT 0x3 #define CB_DEBUG_BUS_17__CRW_BUSY_MASK 0x10 #define CB_DEBUG_BUS_17__CRW_BUSY__SHIFT 0x4 #define CB_DEBUG_BUS_17__CACHE_CTRL_BUSY_MASK 0x20 #define CB_DEBUG_BUS_17__CACHE_CTRL_BUSY__SHIFT 0x5 #define CB_DEBUG_BUS_17__MC_WR_PENDING_MASK 0x40 #define CB_DEBUG_BUS_17__MC_WR_PENDING__SHIFT 0x6 #define CB_DEBUG_BUS_17__FC_WR_PENDING_MASK 0x80 #define CB_DEBUG_BUS_17__FC_WR_PENDING__SHIFT 0x7 #define CB_DEBUG_BUS_17__FC_RD_PENDING_MASK 0x100 #define CB_DEBUG_BUS_17__FC_RD_PENDING__SHIFT 0x8 #define CB_DEBUG_BUS_17__EVICT_PENDING_MASK 0x200 #define CB_DEBUG_BUS_17__EVICT_PENDING__SHIFT 0x9 #define CB_DEBUG_BUS_17__LAST_RD_ARB_WINNER_MASK 0x400 #define CB_DEBUG_BUS_17__LAST_RD_ARB_WINNER__SHIFT 0xa #define CB_DEBUG_BUS_17__MU_STATE_MASK 0x7f800 #define CB_DEBUG_BUS_17__MU_STATE__SHIFT 0xb #define CB_DEBUG_BUS_18__TILE_RETIREMENT_BUSY_MASK 0x1 #define CB_DEBUG_BUS_18__TILE_RETIREMENT_BUSY__SHIFT 0x0 #define CB_DEBUG_BUS_18__FOP_BUSY_MASK 0x2 #define CB_DEBUG_BUS_18__FOP_BUSY__SHIFT 0x1 #define CB_DEBUG_BUS_18__CLEAR_BUSY_MASK 0x4 #define CB_DEBUG_BUS_18__CLEAR_BUSY__SHIFT 0x2 #define CB_DEBUG_BUS_18__LAT_BUSY_MASK 0x8 #define CB_DEBUG_BUS_18__LAT_BUSY__SHIFT 0x3 #define CB_DEBUG_BUS_18__CACHE_CTL_BUSY_MASK 0x10 #define CB_DEBUG_BUS_18__CACHE_CTL_BUSY__SHIFT 0x4 #define CB_DEBUG_BUS_18__ADDR_BUSY_MASK 0x20 #define CB_DEBUG_BUS_18__ADDR_BUSY__SHIFT 0x5 #define CB_DEBUG_BUS_18__MERGE_BUSY_MASK 0x40 #define CB_DEBUG_BUS_18__MERGE_BUSY__SHIFT 0x6 #define CB_DEBUG_BUS_18__QUAD_BUSY_MASK 0x80 #define CB_DEBUG_BUS_18__QUAD_BUSY__SHIFT 0x7 #define CB_DEBUG_BUS_18__TILE_BUSY_MASK 0x100 #define CB_DEBUG_BUS_18__TILE_BUSY__SHIFT 0x8 #define CB_DEBUG_BUS_18__DCC_BUSY_MASK 0x200 #define CB_DEBUG_BUS_18__DCC_BUSY__SHIFT 0x9 #define CB_DEBUG_BUS_18__DOC_BUSY_MASK 0x400 #define CB_DEBUG_BUS_18__DOC_BUSY__SHIFT 0xa #define CB_DEBUG_BUS_18__DAG_BUSY_MASK 0x800 #define CB_DEBUG_BUS_18__DAG_BUSY__SHIFT 0xb #define CB_DEBUG_BUS_18__DOC_STALL_MASK 0x1000 #define CB_DEBUG_BUS_18__DOC_STALL__SHIFT 0xc #define CB_DEBUG_BUS_18__DOC_QT_CAM_FULL_MASK 0x2000 #define CB_DEBUG_BUS_18__DOC_QT_CAM_FULL__SHIFT 0xd #define CB_DEBUG_BUS_18__DOC_CL_CAM_FULL_MASK 0x4000 #define CB_DEBUG_BUS_18__DOC_CL_CAM_FULL__SHIFT 0xe #define CB_DEBUG_BUS_18__DOC_QUAD_PTR_FIFO_FULL_MASK 0x8000 #define CB_DEBUG_BUS_18__DOC_QUAD_PTR_FIFO_FULL__SHIFT 0xf #define CB_DEBUG_BUS_18__DOC_SECTOR_MASK_FIFO_FULL_MASK 0x10000 #define CB_DEBUG_BUS_18__DOC_SECTOR_MASK_FIFO_FULL__SHIFT 0x10 #define CB_DEBUG_BUS_18__DCS_READ_WINNER_LAST_MASK 0x20000 #define CB_DEBUG_BUS_18__DCS_READ_WINNER_LAST__SHIFT 0x11 #define CB_DEBUG_BUS_18__DCS_READ_EV_PENDING_MASK 0x40000 #define CB_DEBUG_BUS_18__DCS_READ_EV_PENDING__SHIFT 0x12 #define CB_DEBUG_BUS_18__DCS_WRITE_CC_PENDING_MASK 0x80000 #define CB_DEBUG_BUS_18__DCS_WRITE_CC_PENDING__SHIFT 0x13 #define CB_DEBUG_BUS_18__DCS_READ_CC_PENDING_MASK 0x100000 #define CB_DEBUG_BUS_18__DCS_READ_CC_PENDING__SHIFT 0x14 #define CB_DEBUG_BUS_18__DCS_WRITE_MC_PENDING_MASK 0x200000 #define CB_DEBUG_BUS_18__DCS_WRITE_MC_PENDING__SHIFT 0x15 #define CB_DEBUG_BUS_19__SURF_SYNC_STATE_MASK 0x3 #define CB_DEBUG_BUS_19__SURF_SYNC_STATE__SHIFT 0x0 #define CB_DEBUG_BUS_19__SURF_SYNC_START_MASK 0x4 #define CB_DEBUG_BUS_19__SURF_SYNC_START__SHIFT 0x2 #define CB_DEBUG_BUS_19__SF_BUSY_MASK 0x8 #define CB_DEBUG_BUS_19__SF_BUSY__SHIFT 0x3 #define CB_DEBUG_BUS_19__CS_BUSY_MASK 0x10 #define CB_DEBUG_BUS_19__CS_BUSY__SHIFT 0x4 #define CB_DEBUG_BUS_19__RB_BUSY_MASK 0x20 #define CB_DEBUG_BUS_19__RB_BUSY__SHIFT 0x5 #define CB_DEBUG_BUS_19__DS_BUSY_MASK 0x40 #define CB_DEBUG_BUS_19__DS_BUSY__SHIFT 0x6 #define CB_DEBUG_BUS_19__TB_BUSY_MASK 0x80 #define CB_DEBUG_BUS_19__TB_BUSY__SHIFT 0x7 #define CB_DEBUG_BUS_19__IB_BUSY_MASK 0x100 #define CB_DEBUG_BUS_19__IB_BUSY__SHIFT 0x8 #define CB_DEBUG_BUS_19__DRR_BUSY_MASK 0x200 #define CB_DEBUG_BUS_19__DRR_BUSY__SHIFT 0x9 #define CB_DEBUG_BUS_19__DF_BUSY_MASK 0x400 #define CB_DEBUG_BUS_19__DF_BUSY__SHIFT 0xa #define CB_DEBUG_BUS_19__DD_BUSY_MASK 0x800 #define CB_DEBUG_BUS_19__DD_BUSY__SHIFT 0xb #define CB_DEBUG_BUS_19__DC_BUSY_MASK 0x1000 #define CB_DEBUG_BUS_19__DC_BUSY__SHIFT 0xc #define CB_DEBUG_BUS_19__DK_BUSY_MASK 0x2000 #define CB_DEBUG_BUS_19__DK_BUSY__SHIFT 0xd #define CB_DEBUG_BUS_19__DF_SKID_FIFO_EMPTY_MASK 0x4000 #define CB_DEBUG_BUS_19__DF_SKID_FIFO_EMPTY__SHIFT 0xe #define CB_DEBUG_BUS_19__DF_CLEAR_FIFO_EMPTY_MASK 0x8000 #define CB_DEBUG_BUS_19__DF_CLEAR_FIFO_EMPTY__SHIFT 0xf #define CB_DEBUG_BUS_19__DD_READY_MASK 0x10000 #define CB_DEBUG_BUS_19__DD_READY__SHIFT 0x10 #define CB_DEBUG_BUS_19__DC_FIFO_FULL_MASK 0x20000 #define CB_DEBUG_BUS_19__DC_FIFO_FULL__SHIFT 0x11 #define CB_DEBUG_BUS_19__DC_READY_MASK 0x40000 #define CB_DEBUG_BUS_19__DC_READY__SHIFT 0x12 #define CB_DEBUG_BUS_20__MC_RDREQ_CREDITS_MASK 0x3f #define CB_DEBUG_BUS_20__MC_RDREQ_CREDITS__SHIFT 0x0 #define CB_DEBUG_BUS_20__MC_WRREQ_CREDITS_MASK 0xfc0 #define CB_DEBUG_BUS_20__MC_WRREQ_CREDITS__SHIFT 0x6 #define CB_DEBUG_BUS_20__CC_RDREQ_HAD_ITS_TURN_MASK 0x1000 #define CB_DEBUG_BUS_20__CC_RDREQ_HAD_ITS_TURN__SHIFT 0xc #define CB_DEBUG_BUS_20__FC_RDREQ_HAD_ITS_TURN_MASK 0x2000 #define CB_DEBUG_BUS_20__FC_RDREQ_HAD_ITS_TURN__SHIFT 0xd #define CB_DEBUG_BUS_20__CM_RDREQ_HAD_ITS_TURN_MASK 0x4000 #define CB_DEBUG_BUS_20__CM_RDREQ_HAD_ITS_TURN__SHIFT 0xe #define CB_DEBUG_BUS_20__CC_WRREQ_HAD_ITS_TURN_MASK 0x10000 #define CB_DEBUG_BUS_20__CC_WRREQ_HAD_ITS_TURN__SHIFT 0x10 #define CB_DEBUG_BUS_20__FC_WRREQ_HAD_ITS_TURN_MASK 0x20000 #define CB_DEBUG_BUS_20__FC_WRREQ_HAD_ITS_TURN__SHIFT 0x11 #define CB_DEBUG_BUS_20__CM_WRREQ_HAD_ITS_TURN_MASK 0x40000 #define CB_DEBUG_BUS_20__CM_WRREQ_HAD_ITS_TURN__SHIFT 0x12 #define CB_DEBUG_BUS_20__CC_WRREQ_FIFO_EMPTY_MASK 0x100000 #define CB_DEBUG_BUS_20__CC_WRREQ_FIFO_EMPTY__SHIFT 0x14 #define CB_DEBUG_BUS_20__FC_WRREQ_FIFO_EMPTY_MASK 0x200000 #define CB_DEBUG_BUS_20__FC_WRREQ_FIFO_EMPTY__SHIFT 0x15 #define CB_DEBUG_BUS_20__CM_WRREQ_FIFO_EMPTY_MASK 0x400000 #define CB_DEBUG_BUS_20__CM_WRREQ_FIFO_EMPTY__SHIFT 0x16 #define CB_DEBUG_BUS_20__DCC_WRREQ_FIFO_EMPTY_MASK 0x800000 #define CB_DEBUG_BUS_20__DCC_WRREQ_FIFO_EMPTY__SHIFT 0x17 #define CB_DEBUG_BUS_21__CM_BUSY_MASK 0x1 #define CB_DEBUG_BUS_21__CM_BUSY__SHIFT 0x0 #define CB_DEBUG_BUS_21__FC_BUSY_MASK 0x2 #define CB_DEBUG_BUS_21__FC_BUSY__SHIFT 0x1 #define CB_DEBUG_BUS_21__CC_BUSY_MASK 0x4 #define CB_DEBUG_BUS_21__CC_BUSY__SHIFT 0x2 #define CB_DEBUG_BUS_21__BB_BUSY_MASK 0x8 #define CB_DEBUG_BUS_21__BB_BUSY__SHIFT 0x3 #define CB_DEBUG_BUS_21__MA_BUSY_MASK 0x10 #define CB_DEBUG_BUS_21__MA_BUSY__SHIFT 0x4 #define CB_DEBUG_BUS_21__CORE_SCLK_VLD_MASK 0x20 #define CB_DEBUG_BUS_21__CORE_SCLK_VLD__SHIFT 0x5 #define CB_DEBUG_BUS_21__REG_SCLK1_VLD_MASK 0x40 #define CB_DEBUG_BUS_21__REG_SCLK1_VLD__SHIFT 0x6 #define CB_DEBUG_BUS_21__REG_SCLK0_VLD_MASK 0x80 #define CB_DEBUG_BUS_21__REG_SCLK0_VLD__SHIFT 0x7 #define CB_DEBUG_BUS_22__OUTSTANDING_MC_READS_MASK 0xfff #define CB_DEBUG_BUS_22__OUTSTANDING_MC_READS__SHIFT 0x0 #define CB_DEBUG_BUS_22__OUTSTANDING_MC_WRITES_MASK 0xfff000 #define CB_DEBUG_BUS_22__OUTSTANDING_MC_WRITES__SHIFT 0xc #define CP_DFY_CNTL__POLICY_MASK 0x1 #define CP_DFY_CNTL__POLICY__SHIFT 0x0 #define CP_DFY_CNTL__MTYPE_MASK 0xc #define CP_DFY_CNTL__MTYPE__SHIFT 0x2 #define CP_DFY_CNTL__LFSR_RESET_MASK 0x10000000 #define CP_DFY_CNTL__LFSR_RESET__SHIFT 0x1c #define CP_DFY_CNTL__MODE_MASK 0x60000000 #define CP_DFY_CNTL__MODE__SHIFT 0x1d #define CP_DFY_CNTL__ENABLE_MASK 0x80000000 #define CP_DFY_CNTL__ENABLE__SHIFT 0x1f #define CP_DFY_STAT__BURST_COUNT_MASK 0xffff #define CP_DFY_STAT__BURST_COUNT__SHIFT 0x0 #define CP_DFY_STAT__TAGS_PENDING_MASK 0x1ff0000 #define CP_DFY_STAT__TAGS_PENDING__SHIFT 0x10 #define CP_DFY_STAT__BUSY_MASK 0x80000000 #define CP_DFY_STAT__BUSY__SHIFT 0x1f #define CP_DFY_ADDR_HI__ADDR_HI_MASK 0xffffffff #define CP_DFY_ADDR_HI__ADDR_HI__SHIFT 0x0 #define CP_DFY_ADDR_LO__ADDR_LO_MASK 0xffffffe0 #define CP_DFY_ADDR_LO__ADDR_LO__SHIFT 0x5 #define CP_DFY_DATA_0__DATA_MASK 0xffffffff #define CP_DFY_DATA_0__DATA__SHIFT 0x0 #define CP_DFY_DATA_1__DATA_MASK 0xffffffff #define CP_DFY_DATA_1__DATA__SHIFT 0x0 #define CP_DFY_DATA_2__DATA_MASK 0xffffffff #define CP_DFY_DATA_2__DATA__SHIFT 0x0 #define CP_DFY_DATA_3__DATA_MASK 0xffffffff #define CP_DFY_DATA_3__DATA__SHIFT 0x0 #define CP_DFY_DATA_4__DATA_MASK 0xffffffff #define CP_DFY_DATA_4__DATA__SHIFT 0x0 #define CP_DFY_DATA_5__DATA_MASK 0xffffffff #define CP_DFY_DATA_5__DATA__SHIFT 0x0 #define CP_DFY_DATA_6__DATA_MASK 0xffffffff #define CP_DFY_DATA_6__DATA__SHIFT 0x0 #define CP_DFY_DATA_7__DATA_MASK 0xffffffff #define CP_DFY_DATA_7__DATA__SHIFT 0x0 #define CP_DFY_DATA_8__DATA_MASK 0xffffffff #define CP_DFY_DATA_8__DATA__SHIFT 0x0 #define CP_DFY_DATA_9__DATA_MASK 0xffffffff #define CP_DFY_DATA_9__DATA__SHIFT 0x0 #define CP_DFY_DATA_10__DATA_MASK 0xffffffff #define CP_DFY_DATA_10__DATA__SHIFT 0x0 #define CP_DFY_DATA_11__DATA_MASK 0xffffffff #define CP_DFY_DATA_11__DATA__SHIFT 0x0 #define CP_DFY_DATA_12__DATA_MASK 0xffffffff #define CP_DFY_DATA_12__DATA__SHIFT 0x0 #define CP_DFY_DATA_13__DATA_MASK 0xffffffff #define CP_DFY_DATA_13__DATA__SHIFT 0x0 #define CP_DFY_DATA_14__DATA_MASK 0xffffffff #define CP_DFY_DATA_14__DATA__SHIFT 0x0 #define CP_DFY_DATA_15__DATA_MASK 0xffffffff #define CP_DFY_DATA_15__DATA__SHIFT 0x0 #define CP_DFY_CMD__OFFSET_MASK 0x1ff #define CP_DFY_CMD__OFFSET__SHIFT 0x0 #define CP_DFY_CMD__SIZE_MASK 0xffff0000 #define CP_DFY_CMD__SIZE__SHIFT 0x10 #define CP_CPC_MGCG_SYNC_CNTL__COOLDOWN_PERIOD_MASK 0xff #define CP_CPC_MGCG_SYNC_CNTL__COOLDOWN_PERIOD__SHIFT 0x0 #define CP_CPC_MGCG_SYNC_CNTL__WARMUP_PERIOD_MASK 0xff00 #define CP_CPC_MGCG_SYNC_CNTL__WARMUP_PERIOD__SHIFT 0x8 #define CP_RB0_BASE__RB_BASE_MASK 0xffffffff #define CP_RB0_BASE__RB_BASE__SHIFT 0x0 #define CP_RB0_BASE_HI__RB_BASE_HI_MASK 0xff #define CP_RB0_BASE_HI__RB_BASE_HI__SHIFT 0x0 #define CP_RB_BASE__RB_BASE_MASK 0xffffffff #define CP_RB_BASE__RB_BASE__SHIFT 0x0 #define CP_RB1_BASE__RB_BASE_MASK 0xffffffff #define CP_RB1_BASE__RB_BASE__SHIFT 0x0 #define CP_RB1_BASE_HI__RB_BASE_HI_MASK 0xff #define CP_RB1_BASE_HI__RB_BASE_HI__SHIFT 0x0 #define CP_RB2_BASE__RB_BASE_MASK 0xffffffff #define CP_RB2_BASE__RB_BASE__SHIFT 0x0 #define CP_RB0_CNTL__RB_BUFSZ_MASK 0x3f #define CP_RB0_CNTL__RB_BUFSZ__SHIFT 0x0 #define CP_RB0_CNTL__RB_BLKSZ_MASK 0x3f00 #define CP_RB0_CNTL__RB_BLKSZ__SHIFT 0x8 #define CP_RB0_CNTL__MTYPE_MASK 0x18000 #define CP_RB0_CNTL__MTYPE__SHIFT 0xf #define CP_RB0_CNTL__BUF_SWAP_MASK 0x60000 #define CP_RB0_CNTL__BUF_SWAP__SHIFT 0x11 #define CP_RB0_CNTL__MIN_AVAILSZ_MASK 0x300000 #define CP_RB0_CNTL__MIN_AVAILSZ__SHIFT 0x14 #define CP_RB0_CNTL__MIN_IB_AVAILSZ_MASK 0xc00000 #define CP_RB0_CNTL__MIN_IB_AVAILSZ__SHIFT 0x16 #define CP_RB0_CNTL__CACHE_POLICY_MASK 0x1000000 #define CP_RB0_CNTL__CACHE_POLICY__SHIFT 0x18 #define CP_RB0_CNTL__RB_NO_UPDATE_MASK 0x8000000 #define CP_RB0_CNTL__RB_NO_UPDATE__SHIFT 0x1b #define CP_RB0_CNTL__RB_RPTR_WR_ENA_MASK 0x80000000 #define CP_RB0_CNTL__RB_RPTR_WR_ENA__SHIFT 0x1f #define CP_RB_CNTL__RB_BUFSZ_MASK 0x3f #define CP_RB_CNTL__RB_BUFSZ__SHIFT 0x0 #define CP_RB_CNTL__RB_BLKSZ_MASK 0x3f00 #define CP_RB_CNTL__RB_BLKSZ__SHIFT 0x8 #define CP_RB_CNTL__MTYPE_MASK 0x18000 #define CP_RB_CNTL__MTYPE__SHIFT 0xf #define CP_RB_CNTL__BUF_SWAP_MASK 0x60000 #define CP_RB_CNTL__BUF_SWAP__SHIFT 0x11 #define CP_RB_CNTL__MIN_AVAILSZ_MASK 0x300000 #define CP_RB_CNTL__MIN_AVAILSZ__SHIFT 0x14 #define CP_RB_CNTL__MIN_IB_AVAILSZ_MASK 0xc00000 #define CP_RB_CNTL__MIN_IB_AVAILSZ__SHIFT 0x16 #define CP_RB_CNTL__CACHE_POLICY_MASK 0x1000000 #define CP_RB_CNTL__CACHE_POLICY__SHIFT 0x18 #define CP_RB_CNTL__RB_NO_UPDATE_MASK 0x8000000 #define CP_RB_CNTL__RB_NO_UPDATE__SHIFT 0x1b #define CP_RB_CNTL__RB_RPTR_WR_ENA_MASK 0x80000000 #define CP_RB_CNTL__RB_RPTR_WR_ENA__SHIFT 0x1f #define CP_RB1_CNTL__RB_BUFSZ_MASK 0x3f #define CP_RB1_CNTL__RB_BUFSZ__SHIFT 0x0 #define CP_RB1_CNTL__RB_BLKSZ_MASK 0x3f00 #define CP_RB1_CNTL__RB_BLKSZ__SHIFT 0x8 #define CP_RB1_CNTL__MTYPE_MASK 0x18000 #define CP_RB1_CNTL__MTYPE__SHIFT 0xf #define CP_RB1_CNTL__MIN_AVAILSZ_MASK 0x300000 #define CP_RB1_CNTL__MIN_AVAILSZ__SHIFT 0x14 #define CP_RB1_CNTL__MIN_IB_AVAILSZ_MASK 0xc00000 #define CP_RB1_CNTL__MIN_IB_AVAILSZ__SHIFT 0x16 #define CP_RB1_CNTL__CACHE_POLICY_MASK 0x1000000 #define CP_RB1_CNTL__CACHE_POLICY__SHIFT 0x18 #define CP_RB1_CNTL__RB_NO_UPDATE_MASK 0x8000000 #define CP_RB1_CNTL__RB_NO_UPDATE__SHIFT 0x1b #define CP_RB1_CNTL__RB_RPTR_WR_ENA_MASK 0x80000000 #define CP_RB1_CNTL__RB_RPTR_WR_ENA__SHIFT 0x1f #define CP_RB2_CNTL__RB_BUFSZ_MASK 0x3f #define CP_RB2_CNTL__RB_BUFSZ__SHIFT 0x0 #define CP_RB2_CNTL__RB_BLKSZ_MASK 0x3f00 #define CP_RB2_CNTL__RB_BLKSZ__SHIFT 0x8 #define CP_RB2_CNTL__MTYPE_MASK 0x18000 #define CP_RB2_CNTL__MTYPE__SHIFT 0xf #define CP_RB2_CNTL__MIN_AVAILSZ_MASK 0x300000 #define CP_RB2_CNTL__MIN_AVAILSZ__SHIFT 0x14 #define CP_RB2_CNTL__MIN_IB_AVAILSZ_MASK 0xc00000 #define CP_RB2_CNTL__MIN_IB_AVAILSZ__SHIFT 0x16 #define CP_RB2_CNTL__CACHE_POLICY_MASK 0x1000000 #define CP_RB2_CNTL__CACHE_POLICY__SHIFT 0x18 #define CP_RB2_CNTL__RB_NO_UPDATE_MASK 0x8000000 #define CP_RB2_CNTL__RB_NO_UPDATE__SHIFT 0x1b #define CP_RB2_CNTL__RB_RPTR_WR_ENA_MASK 0x80000000 #define CP_RB2_CNTL__RB_RPTR_WR_ENA__SHIFT 0x1f #define CP_RB_RPTR_WR__RB_RPTR_WR_MASK 0xfffff #define CP_RB_RPTR_WR__RB_RPTR_WR__SHIFT 0x0 #define CP_RB0_RPTR_ADDR__RB_RPTR_SWAP_MASK 0x3 #define CP_RB0_RPTR_ADDR__RB_RPTR_SWAP__SHIFT 0x0 #define CP_RB0_RPTR_ADDR__RB_RPTR_ADDR_MASK 0xfffffffc #define CP_RB0_RPTR_ADDR__RB_RPTR_ADDR__SHIFT 0x2 #define CP_RB_RPTR_ADDR__RB_RPTR_SWAP_MASK 0x3 #define CP_RB_RPTR_ADDR__RB_RPTR_SWAP__SHIFT 0x0 #define CP_RB_RPTR_ADDR__RB_RPTR_ADDR_MASK 0xfffffffc #define CP_RB_RPTR_ADDR__RB_RPTR_ADDR__SHIFT 0x2 #define CP_RB1_RPTR_ADDR__RB_RPTR_SWAP_MASK 0x3 #define CP_RB1_RPTR_ADDR__RB_RPTR_SWAP__SHIFT 0x0 #define CP_RB1_RPTR_ADDR__RB_RPTR_ADDR_MASK 0xfffffffc #define CP_RB1_RPTR_ADDR__RB_RPTR_ADDR__SHIFT 0x2 #define CP_RB2_RPTR_ADDR__RB_RPTR_SWAP_MASK 0x3 #define CP_RB2_RPTR_ADDR__RB_RPTR_SWAP__SHIFT 0x0 #define CP_RB2_RPTR_ADDR__RB_RPTR_ADDR_MASK 0xfffffffc #define CP_RB2_RPTR_ADDR__RB_RPTR_ADDR__SHIFT 0x2 #define CP_RB0_RPTR_ADDR_HI__RB_RPTR_ADDR_HI_MASK 0xffff #define CP_RB0_RPTR_ADDR_HI__RB_RPTR_ADDR_HI__SHIFT 0x0 #define CP_RB_RPTR_ADDR_HI__RB_RPTR_ADDR_HI_MASK 0xffff #define CP_RB_RPTR_ADDR_HI__RB_RPTR_ADDR_HI__SHIFT 0x0 #define CP_RB1_RPTR_ADDR_HI__RB_RPTR_ADDR_HI_MASK 0xffff #define CP_RB1_RPTR_ADDR_HI__RB_RPTR_ADDR_HI__SHIFT 0x0 #define CP_RB2_RPTR_ADDR_HI__RB_RPTR_ADDR_HI_MASK 0xffff #define CP_RB2_RPTR_ADDR_HI__RB_RPTR_ADDR_HI__SHIFT 0x0 #define CP_RB0_WPTR__RB_WPTR_MASK 0xfffff #define CP_RB0_WPTR__RB_WPTR__SHIFT 0x0 #define CP_RB_WPTR__RB_WPTR_MASK 0xfffff #define CP_RB_WPTR__RB_WPTR__SHIFT 0x0 #define CP_RB1_WPTR__RB_WPTR_MASK 0xfffff #define CP_RB1_WPTR__RB_WPTR__SHIFT 0x0 #define CP_RB2_WPTR__RB_WPTR_MASK 0xfffff #define CP_RB2_WPTR__RB_WPTR__SHIFT 0x0 #define CP_RB_WPTR_POLL_ADDR_LO__RB_WPTR_POLL_ADDR_LO_MASK 0xfffffffc #define CP_RB_WPTR_POLL_ADDR_LO__RB_WPTR_POLL_ADDR_LO__SHIFT 0x2 #define CP_RB_WPTR_POLL_ADDR_HI__RB_WPTR_POLL_ADDR_HI_MASK 0xff #define CP_RB_WPTR_POLL_ADDR_HI__RB_WPTR_POLL_ADDR_HI__SHIFT 0x0 #define CP_INT_CNTL__CP_VM_DOORBELL_WR_INT_ENABLE_MASK 0x800 #define CP_INT_CNTL__CP_VM_DOORBELL_WR_INT_ENABLE__SHIFT 0xb #define CP_INT_CNTL__CP_ECC_ERROR_INT_ENABLE_MASK 0x4000 #define CP_INT_CNTL__CP_ECC_ERROR_INT_ENABLE__SHIFT 0xe #define CP_INT_CNTL__WRM_POLL_TIMEOUT_INT_ENABLE_MASK 0x20000 #define CP_INT_CNTL__WRM_POLL_TIMEOUT_INT_ENABLE__SHIFT 0x11 #define CP_INT_CNTL__CMP_BUSY_INT_ENABLE_MASK 0x40000 #define CP_INT_CNTL__CMP_BUSY_INT_ENABLE__SHIFT 0x12 #define CP_INT_CNTL__CNTX_BUSY_INT_ENABLE_MASK 0x80000 #define CP_INT_CNTL__CNTX_BUSY_INT_ENABLE__SHIFT 0x13 #define CP_INT_CNTL__CNTX_EMPTY_INT_ENABLE_MASK 0x100000 #define CP_INT_CNTL__CNTX_EMPTY_INT_ENABLE__SHIFT 0x14 #define CP_INT_CNTL__GFX_IDLE_INT_ENABLE_MASK 0x200000 #define CP_INT_CNTL__GFX_IDLE_INT_ENABLE__SHIFT 0x15 #define CP_INT_CNTL__PRIV_INSTR_INT_ENABLE_MASK 0x400000 #define CP_INT_CNTL__PRIV_INSTR_INT_ENABLE__SHIFT 0x16 #define CP_INT_CNTL__PRIV_REG_INT_ENABLE_MASK 0x800000 #define CP_INT_CNTL__PRIV_REG_INT_ENABLE__SHIFT 0x17 #define CP_INT_CNTL__OPCODE_ERROR_INT_ENABLE_MASK 0x1000000 #define CP_INT_CNTL__OPCODE_ERROR_INT_ENABLE__SHIFT 0x18 #define CP_INT_CNTL__TIME_STAMP_INT_ENABLE_MASK 0x4000000 #define CP_INT_CNTL__TIME_STAMP_INT_ENABLE__SHIFT 0x1a #define CP_INT_CNTL__RESERVED_BIT_ERROR_INT_ENABLE_MASK 0x8000000 #define CP_INT_CNTL__RESERVED_BIT_ERROR_INT_ENABLE__SHIFT 0x1b #define CP_INT_CNTL__GENERIC2_INT_ENABLE_MASK 0x20000000 #define CP_INT_CNTL__GENERIC2_INT_ENABLE__SHIFT 0x1d #define CP_INT_CNTL__GENERIC1_INT_ENABLE_MASK 0x40000000 #define CP_INT_CNTL__GENERIC1_INT_ENABLE__SHIFT 0x1e #define CP_INT_CNTL__GENERIC0_INT_ENABLE_MASK 0x80000000 #define CP_INT_CNTL__GENERIC0_INT_ENABLE__SHIFT 0x1f #define CP_INT_CNTL_RING0__CP_VM_DOORBELL_WR_INT_ENABLE_MASK 0x800 #define CP_INT_CNTL_RING0__CP_VM_DOORBELL_WR_INT_ENABLE__SHIFT 0xb #define CP_INT_CNTL_RING0__CP_ECC_ERROR_INT_ENABLE_MASK 0x4000 #define CP_INT_CNTL_RING0__CP_ECC_ERROR_INT_ENABLE__SHIFT 0xe #define CP_INT_CNTL_RING0__WRM_POLL_TIMEOUT_INT_ENABLE_MASK 0x20000 #define CP_INT_CNTL_RING0__WRM_POLL_TIMEOUT_INT_ENABLE__SHIFT 0x11 #define CP_INT_CNTL_RING0__CMP_BUSY_INT_ENABLE_MASK 0x40000 #define CP_INT_CNTL_RING0__CMP_BUSY_INT_ENABLE__SHIFT 0x12 #define CP_INT_CNTL_RING0__CNTX_BUSY_INT_ENABLE_MASK 0x80000 #define CP_INT_CNTL_RING0__CNTX_BUSY_INT_ENABLE__SHIFT 0x13 #define CP_INT_CNTL_RING0__CNTX_EMPTY_INT_ENABLE_MASK 0x100000 #define CP_INT_CNTL_RING0__CNTX_EMPTY_INT_ENABLE__SHIFT 0x14 #define CP_INT_CNTL_RING0__GFX_IDLE_INT_ENABLE_MASK 0x200000 #define CP_INT_CNTL_RING0__GFX_IDLE_INT_ENABLE__SHIFT 0x15 #define CP_INT_CNTL_RING0__PRIV_INSTR_INT_ENABLE_MASK 0x400000 #define CP_INT_CNTL_RING0__PRIV_INSTR_INT_ENABLE__SHIFT 0x16 #define CP_INT_CNTL_RING0__PRIV_REG_INT_ENABLE_MASK 0x800000 #define CP_INT_CNTL_RING0__PRIV_REG_INT_ENABLE__SHIFT 0x17 #define CP_INT_CNTL_RING0__OPCODE_ERROR_INT_ENABLE_MASK 0x1000000 #define CP_INT_CNTL_RING0__OPCODE_ERROR_INT_ENABLE__SHIFT 0x18 #define CP_INT_CNTL_RING0__TIME_STAMP_INT_ENABLE_MASK 0x4000000 #define CP_INT_CNTL_RING0__TIME_STAMP_INT_ENABLE__SHIFT 0x1a #define CP_INT_CNTL_RING0__RESERVED_BIT_ERROR_INT_ENABLE_MASK 0x8000000 #define CP_INT_CNTL_RING0__RESERVED_BIT_ERROR_INT_ENABLE__SHIFT 0x1b #define CP_INT_CNTL_RING0__GENERIC2_INT_ENABLE_MASK 0x20000000 #define CP_INT_CNTL_RING0__GENERIC2_INT_ENABLE__SHIFT 0x1d #define CP_INT_CNTL_RING0__GENERIC1_INT_ENABLE_MASK 0x40000000 #define CP_INT_CNTL_RING0__GENERIC1_INT_ENABLE__SHIFT 0x1e #define CP_INT_CNTL_RING0__GENERIC0_INT_ENABLE_MASK 0x80000000 #define CP_INT_CNTL_RING0__GENERIC0_INT_ENABLE__SHIFT 0x1f #define CP_INT_CNTL_RING1__CP_VM_DOORBELL_WR_INT_ENABLE_MASK 0x800 #define CP_INT_CNTL_RING1__CP_VM_DOORBELL_WR_INT_ENABLE__SHIFT 0xb #define CP_INT_CNTL_RING1__CP_ECC_ERROR_INT_ENABLE_MASK 0x4000 #define CP_INT_CNTL_RING1__CP_ECC_ERROR_INT_ENABLE__SHIFT 0xe #define CP_INT_CNTL_RING1__WRM_POLL_TIMEOUT_INT_ENABLE_MASK 0x20000 #define CP_INT_CNTL_RING1__WRM_POLL_TIMEOUT_INT_ENABLE__SHIFT 0x11 #define CP_INT_CNTL_RING1__CMP_BUSY_INT_ENABLE_MASK 0x40000 #define CP_INT_CNTL_RING1__CMP_BUSY_INT_ENABLE__SHIFT 0x12 #define CP_INT_CNTL_RING1__CNTX_BUSY_INT_ENABLE_MASK 0x80000 #define CP_INT_CNTL_RING1__CNTX_BUSY_INT_ENABLE__SHIFT 0x13 #define CP_INT_CNTL_RING1__CNTX_EMPTY_INT_ENABLE_MASK 0x100000 #define CP_INT_CNTL_RING1__CNTX_EMPTY_INT_ENABLE__SHIFT 0x14 #define CP_INT_CNTL_RING1__GFX_IDLE_INT_ENABLE_MASK 0x200000 #define CP_INT_CNTL_RING1__GFX_IDLE_INT_ENABLE__SHIFT 0x15 #define CP_INT_CNTL_RING1__PRIV_INSTR_INT_ENABLE_MASK 0x400000 #define CP_INT_CNTL_RING1__PRIV_INSTR_INT_ENABLE__SHIFT 0x16 #define CP_INT_CNTL_RING1__PRIV_REG_INT_ENABLE_MASK 0x800000 #define CP_INT_CNTL_RING1__PRIV_REG_INT_ENABLE__SHIFT 0x17 #define CP_INT_CNTL_RING1__OPCODE_ERROR_INT_ENABLE_MASK 0x1000000 #define CP_INT_CNTL_RING1__OPCODE_ERROR_INT_ENABLE__SHIFT 0x18 #define CP_INT_CNTL_RING1__TIME_STAMP_INT_ENABLE_MASK 0x4000000 #define CP_INT_CNTL_RING1__TIME_STAMP_INT_ENABLE__SHIFT 0x1a #define CP_INT_CNTL_RING1__RESERVED_BIT_ERROR_INT_ENABLE_MASK 0x8000000 #define CP_INT_CNTL_RING1__RESERVED_BIT_ERROR_INT_ENABLE__SHIFT 0x1b #define CP_INT_CNTL_RING1__GENERIC2_INT_ENABLE_MASK 0x20000000 #define CP_INT_CNTL_RING1__GENERIC2_INT_ENABLE__SHIFT 0x1d #define CP_INT_CNTL_RING1__GENERIC1_INT_ENABLE_MASK 0x40000000 #define CP_INT_CNTL_RING1__GENERIC1_INT_ENABLE__SHIFT 0x1e #define CP_INT_CNTL_RING1__GENERIC0_INT_ENABLE_MASK 0x80000000 #define CP_INT_CNTL_RING1__GENERIC0_INT_ENABLE__SHIFT 0x1f #define CP_INT_CNTL_RING2__CP_VM_DOORBELL_WR_INT_ENABLE_MASK 0x800 #define CP_INT_CNTL_RING2__CP_VM_DOORBELL_WR_INT_ENABLE__SHIFT 0xb #define CP_INT_CNTL_RING2__CP_ECC_ERROR_INT_ENABLE_MASK 0x4000 #define CP_INT_CNTL_RING2__CP_ECC_ERROR_INT_ENABLE__SHIFT 0xe #define CP_INT_CNTL_RING2__WRM_POLL_TIMEOUT_INT_ENABLE_MASK 0x20000 #define CP_INT_CNTL_RING2__WRM_POLL_TIMEOUT_INT_ENABLE__SHIFT 0x11 #define CP_INT_CNTL_RING2__CMP_BUSY_INT_ENABLE_MASK 0x40000 #define CP_INT_CNTL_RING2__CMP_BUSY_INT_ENABLE__SHIFT 0x12 #define CP_INT_CNTL_RING2__CNTX_BUSY_INT_ENABLE_MASK 0x80000 #define CP_INT_CNTL_RING2__CNTX_BUSY_INT_ENABLE__SHIFT 0x13 #define CP_INT_CNTL_RING2__CNTX_EMPTY_INT_ENABLE_MASK 0x100000 #define CP_INT_CNTL_RING2__CNTX_EMPTY_INT_ENABLE__SHIFT 0x14 #define CP_INT_CNTL_RING2__GFX_IDLE_INT_ENABLE_MASK 0x200000 #define CP_INT_CNTL_RING2__GFX_IDLE_INT_ENABLE__SHIFT 0x15 #define CP_INT_CNTL_RING2__PRIV_INSTR_INT_ENABLE_MASK 0x400000 #define CP_INT_CNTL_RING2__PRIV_INSTR_INT_ENABLE__SHIFT 0x16 #define CP_INT_CNTL_RING2__PRIV_REG_INT_ENABLE_MASK 0x800000 #define CP_INT_CNTL_RING2__PRIV_REG_INT_ENABLE__SHIFT 0x17 #define CP_INT_CNTL_RING2__OPCODE_ERROR_INT_ENABLE_MASK 0x1000000 #define CP_INT_CNTL_RING2__OPCODE_ERROR_INT_ENABLE__SHIFT 0x18 #define CP_INT_CNTL_RING2__TIME_STAMP_INT_ENABLE_MASK 0x4000000 #define CP_INT_CNTL_RING2__TIME_STAMP_INT_ENABLE__SHIFT 0x1a #define CP_INT_CNTL_RING2__RESERVED_BIT_ERROR_INT_ENABLE_MASK 0x8000000 #define CP_INT_CNTL_RING2__RESERVED_BIT_ERROR_INT_ENABLE__SHIFT 0x1b #define CP_INT_CNTL_RING2__GENERIC2_INT_ENABLE_MASK 0x20000000 #define CP_INT_CNTL_RING2__GENERIC2_INT_ENABLE__SHIFT 0x1d #define CP_INT_CNTL_RING2__GENERIC1_INT_ENABLE_MASK 0x40000000 #define CP_INT_CNTL_RING2__GENERIC1_INT_ENABLE__SHIFT 0x1e #define CP_INT_CNTL_RING2__GENERIC0_INT_ENABLE_MASK 0x80000000 #define CP_INT_CNTL_RING2__GENERIC0_INT_ENABLE__SHIFT 0x1f #define CP_INT_STATUS__CP_VM_DOORBELL_WR_INT_STAT_MASK 0x800 #define CP_INT_STATUS__CP_VM_DOORBELL_WR_INT_STAT__SHIFT 0xb #define CP_INT_STATUS__CP_ECC_ERROR_INT_STAT_MASK 0x4000 #define CP_INT_STATUS__CP_ECC_ERROR_INT_STAT__SHIFT 0xe #define CP_INT_STATUS__WRM_POLL_TIMEOUT_INT_STAT_MASK 0x20000 #define CP_INT_STATUS__WRM_POLL_TIMEOUT_INT_STAT__SHIFT 0x11 #define CP_INT_STATUS__CMP_BUSY_INT_STAT_MASK 0x40000 #define CP_INT_STATUS__CMP_BUSY_INT_STAT__SHIFT 0x12 #define CP_INT_STATUS__CNTX_BUSY_INT_STAT_MASK 0x80000 #define CP_INT_STATUS__CNTX_BUSY_INT_STAT__SHIFT 0x13 #define CP_INT_STATUS__CNTX_EMPTY_INT_STAT_MASK 0x100000 #define CP_INT_STATUS__CNTX_EMPTY_INT_STAT__SHIFT 0x14 #define CP_INT_STATUS__GFX_IDLE_INT_STAT_MASK 0x200000 #define CP_INT_STATUS__GFX_IDLE_INT_STAT__SHIFT 0x15 #define CP_INT_STATUS__PRIV_INSTR_INT_STAT_MASK 0x400000 #define CP_INT_STATUS__PRIV_INSTR_INT_STAT__SHIFT 0x16 #define CP_INT_STATUS__PRIV_REG_INT_STAT_MASK 0x800000 #define CP_INT_STATUS__PRIV_REG_INT_STAT__SHIFT 0x17 #define CP_INT_STATUS__OPCODE_ERROR_INT_STAT_MASK 0x1000000 #define CP_INT_STATUS__OPCODE_ERROR_INT_STAT__SHIFT 0x18 #define CP_INT_STATUS__TIME_STAMP_INT_STAT_MASK 0x4000000 #define CP_INT_STATUS__TIME_STAMP_INT_STAT__SHIFT 0x1a #define CP_INT_STATUS__RESERVED_BIT_ERROR_INT_STAT_MASK 0x8000000 #define CP_INT_STATUS__RESERVED_BIT_ERROR_INT_STAT__SHIFT 0x1b #define CP_INT_STATUS__GENERIC2_INT_STAT_MASK 0x20000000 #define CP_INT_STATUS__GENERIC2_INT_STAT__SHIFT 0x1d #define CP_INT_STATUS__GENERIC1_INT_STAT_MASK 0x40000000 #define CP_INT_STATUS__GENERIC1_INT_STAT__SHIFT 0x1e #define CP_INT_STATUS__GENERIC0_INT_STAT_MASK 0x80000000 #define CP_INT_STATUS__GENERIC0_INT_STAT__SHIFT 0x1f #define CP_INT_STATUS_RING0__CP_VM_DOORBELL_WR_INT_STAT_MASK 0x800 #define CP_INT_STATUS_RING0__CP_VM_DOORBELL_WR_INT_STAT__SHIFT 0xb #define CP_INT_STATUS_RING0__CP_ECC_ERROR_INT_STAT_MASK 0x4000 #define CP_INT_STATUS_RING0__CP_ECC_ERROR_INT_STAT__SHIFT 0xe #define CP_INT_STATUS_RING0__WRM_POLL_TIMEOUT_INT_STAT_MASK 0x20000 #define CP_INT_STATUS_RING0__WRM_POLL_TIMEOUT_INT_STAT__SHIFT 0x11 #define CP_INT_STATUS_RING0__CMP_BUSY_INT_STAT_MASK 0x40000 #define CP_INT_STATUS_RING0__CMP_BUSY_INT_STAT__SHIFT 0x12 #define CP_INT_STATUS_RING0__GCNTX_BUSY_INT_STAT_MASK 0x80000 #define CP_INT_STATUS_RING0__GCNTX_BUSY_INT_STAT__SHIFT 0x13 #define CP_INT_STATUS_RING0__CNTX_EMPTY_INT_STAT_MASK 0x100000 #define CP_INT_STATUS_RING0__CNTX_EMPTY_INT_STAT__SHIFT 0x14 #define CP_INT_STATUS_RING0__GFX_IDLE_INT_STAT_MASK 0x200000 #define CP_INT_STATUS_RING0__GFX_IDLE_INT_STAT__SHIFT 0x15 #define CP_INT_STATUS_RING0__PRIV_INSTR_INT_STAT_MASK 0x400000 #define CP_INT_STATUS_RING0__PRIV_INSTR_INT_STAT__SHIFT 0x16 #define CP_INT_STATUS_RING0__PRIV_REG_INT_STAT_MASK 0x800000 #define CP_INT_STATUS_RING0__PRIV_REG_INT_STAT__SHIFT 0x17 #define CP_INT_STATUS_RING0__OPCODE_ERROR_INT_STAT_MASK 0x1000000 #define CP_INT_STATUS_RING0__OPCODE_ERROR_INT_STAT__SHIFT 0x18 #define CP_INT_STATUS_RING0__TIME_STAMP_INT_STAT_MASK 0x4000000 #define CP_INT_STATUS_RING0__TIME_STAMP_INT_STAT__SHIFT 0x1a #define CP_INT_STATUS_RING0__RESERVED_BIT_ERROR_INT_STAT_MASK 0x8000000 #define CP_INT_STATUS_RING0__RESERVED_BIT_ERROR_INT_STAT__SHIFT 0x1b #define CP_INT_STATUS_RING0__GENERIC2_INT_STAT_MASK 0x20000000 #define CP_INT_STATUS_RING0__GENERIC2_INT_STAT__SHIFT 0x1d #define CP_INT_STATUS_RING0__GENERIC1_INT_STAT_MASK 0x40000000 #define CP_INT_STATUS_RING0__GENERIC1_INT_STAT__SHIFT 0x1e #define CP_INT_STATUS_RING0__GENERIC0_INT_STAT_MASK 0x80000000 #define CP_INT_STATUS_RING0__GENERIC0_INT_STAT__SHIFT 0x1f #define CP_INT_STATUS_RING1__CP_VM_DOORBELL_WR_INT_STAT_MASK 0x800 #define CP_INT_STATUS_RING1__CP_VM_DOORBELL_WR_INT_STAT__SHIFT 0xb #define CP_INT_STATUS_RING1__CP_ECC_ERROR_INT_STAT_MASK 0x4000 #define CP_INT_STATUS_RING1__CP_ECC_ERROR_INT_STAT__SHIFT 0xe #define CP_INT_STATUS_RING1__WRM_POLL_TIMEOUT_INT_STAT_MASK 0x20000 #define CP_INT_STATUS_RING1__WRM_POLL_TIMEOUT_INT_STAT__SHIFT 0x11 #define CP_INT_STATUS_RING1__CMP_BUSY_INT_STAT_MASK 0x40000 #define CP_INT_STATUS_RING1__CMP_BUSY_INT_STAT__SHIFT 0x12 #define CP_INT_STATUS_RING1__CNTX_BUSY_INT_STAT_MASK 0x80000 #define CP_INT_STATUS_RING1__CNTX_BUSY_INT_STAT__SHIFT 0x13 #define CP_INT_STATUS_RING1__CNTX_EMPTY_INT_STAT_MASK 0x100000 #define CP_INT_STATUS_RING1__CNTX_EMPTY_INT_STAT__SHIFT 0x14 #define CP_INT_STATUS_RING1__GFX_IDLE_INT_STAT_MASK 0x200000 #define CP_INT_STATUS_RING1__GFX_IDLE_INT_STAT__SHIFT 0x15 #define CP_INT_STATUS_RING1__PRIV_INSTR_INT_STAT_MASK 0x400000 #define CP_INT_STATUS_RING1__PRIV_INSTR_INT_STAT__SHIFT 0x16 #define CP_INT_STATUS_RING1__PRIV_REG_INT_STAT_MASK 0x800000 #define CP_INT_STATUS_RING1__PRIV_REG_INT_STAT__SHIFT 0x17 #define CP_INT_STATUS_RING1__OPCODE_ERROR_INT_STAT_MASK 0x1000000 #define CP_INT_STATUS_RING1__OPCODE_ERROR_INT_STAT__SHIFT 0x18 #define CP_INT_STATUS_RING1__TIME_STAMP_INT_STAT_MASK 0x4000000 #define CP_INT_STATUS_RING1__TIME_STAMP_INT_STAT__SHIFT 0x1a #define CP_INT_STATUS_RING1__RESERVED_BIT_ERROR_INT_STAT_MASK 0x8000000 #define CP_INT_STATUS_RING1__RESERVED_BIT_ERROR_INT_STAT__SHIFT 0x1b #define CP_INT_STATUS_RING1__GENERIC2_INT_STAT_MASK 0x20000000 #define CP_INT_STATUS_RING1__GENERIC2_INT_STAT__SHIFT 0x1d #define CP_INT_STATUS_RING1__GENERIC1_INT_STAT_MASK 0x40000000 #define CP_INT_STATUS_RING1__GENERIC1_INT_STAT__SHIFT 0x1e #define CP_INT_STATUS_RING1__GENERIC0_INT_STAT_MASK 0x80000000 #define CP_INT_STATUS_RING1__GENERIC0_INT_STAT__SHIFT 0x1f #define CP_INT_STATUS_RING2__CP_VM_DOORBELL_WR_INT_STAT_MASK 0x800 #define CP_INT_STATUS_RING2__CP_VM_DOORBELL_WR_INT_STAT__SHIFT 0xb #define CP_INT_STATUS_RING2__CP_ECC_ERROR_INT_STAT_MASK 0x4000 #define CP_INT_STATUS_RING2__CP_ECC_ERROR_INT_STAT__SHIFT 0xe #define CP_INT_STATUS_RING2__WRM_POLL_TIMEOUT_INT_STAT_MASK 0x20000 #define CP_INT_STATUS_RING2__WRM_POLL_TIMEOUT_INT_STAT__SHIFT 0x11 #define CP_INT_STATUS_RING2__CMP_BUSY_INT_STAT_MASK 0x40000 #define CP_INT_STATUS_RING2__CMP_BUSY_INT_STAT__SHIFT 0x12 #define CP_INT_STATUS_RING2__CNTX_BUSY_INT_STAT_MASK 0x80000 #define CP_INT_STATUS_RING2__CNTX_BUSY_INT_STAT__SHIFT 0x13 #define CP_INT_STATUS_RING2__CNTX_EMPTY_INT_STAT_MASK 0x100000 #define CP_INT_STATUS_RING2__CNTX_EMPTY_INT_STAT__SHIFT 0x14 #define CP_INT_STATUS_RING2__GFX_IDLE_INT_STAT_MASK 0x200000 #define CP_INT_STATUS_RING2__GFX_IDLE_INT_STAT__SHIFT 0x15 #define CP_INT_STATUS_RING2__PRIV_INSTR_INT_STAT_MASK 0x400000 #define CP_INT_STATUS_RING2__PRIV_INSTR_INT_STAT__SHIFT 0x16 #define CP_INT_STATUS_RING2__PRIV_REG_INT_STAT_MASK 0x800000 #define CP_INT_STATUS_RING2__PRIV_REG_INT_STAT__SHIFT 0x17 #define CP_INT_STATUS_RING2__OPCODE_ERROR_INT_STAT_MASK 0x1000000 #define CP_INT_STATUS_RING2__OPCODE_ERROR_INT_STAT__SHIFT 0x18 #define CP_INT_STATUS_RING2__TIME_STAMP_INT_STAT_MASK 0x4000000 #define CP_INT_STATUS_RING2__TIME_STAMP_INT_STAT__SHIFT 0x1a #define CP_INT_STATUS_RING2__RESERVED_BIT_ERROR_INT_STAT_MASK 0x8000000 #define CP_INT_STATUS_RING2__RESERVED_BIT_ERROR_INT_STAT__SHIFT 0x1b #define CP_INT_STATUS_RING2__GENERIC2_INT_STAT_MASK 0x20000000 #define CP_INT_STATUS_RING2__GENERIC2_INT_STAT__SHIFT 0x1d #define CP_INT_STATUS_RING2__GENERIC1_INT_STAT_MASK 0x40000000 #define CP_INT_STATUS_RING2__GENERIC1_INT_STAT__SHIFT 0x1e #define CP_INT_STATUS_RING2__GENERIC0_INT_STAT_MASK 0x80000000 #define CP_INT_STATUS_RING2__GENERIC0_INT_STAT__SHIFT 0x1f #define CP_DEVICE_ID__DEVICE_ID_MASK 0xff #define CP_DEVICE_ID__DEVICE_ID__SHIFT 0x0 #define CP_RING_PRIORITY_CNTS__PRIORITY1_CNT_MASK 0xff #define CP_RING_PRIORITY_CNTS__PRIORITY1_CNT__SHIFT 0x0 #define CP_RING_PRIORITY_CNTS__PRIORITY2A_CNT_MASK 0xff00 #define CP_RING_PRIORITY_CNTS__PRIORITY2A_CNT__SHIFT 0x8 #define CP_RING_PRIORITY_CNTS__PRIORITY2B_CNT_MASK 0xff0000 #define CP_RING_PRIORITY_CNTS__PRIORITY2B_CNT__SHIFT 0x10 #define CP_RING_PRIORITY_CNTS__PRIORITY3_CNT_MASK 0xff000000 #define CP_RING_PRIORITY_CNTS__PRIORITY3_CNT__SHIFT 0x18 #define CP_ME0_PIPE_PRIORITY_CNTS__PRIORITY1_CNT_MASK 0xff #define CP_ME0_PIPE_PRIORITY_CNTS__PRIORITY1_CNT__SHIFT 0x0 #define CP_ME0_PIPE_PRIORITY_CNTS__PRIORITY2A_CNT_MASK 0xff00 #define CP_ME0_PIPE_PRIORITY_CNTS__PRIORITY2A_CNT__SHIFT 0x8 #define CP_ME0_PIPE_PRIORITY_CNTS__PRIORITY2B_CNT_MASK 0xff0000 #define CP_ME0_PIPE_PRIORITY_CNTS__PRIORITY2B_CNT__SHIFT 0x10 #define CP_ME0_PIPE_PRIORITY_CNTS__PRIORITY3_CNT_MASK 0xff000000 #define CP_ME0_PIPE_PRIORITY_CNTS__PRIORITY3_CNT__SHIFT 0x18 #define CP_RING0_PRIORITY__PRIORITY_MASK 0x3 #define CP_RING0_PRIORITY__PRIORITY__SHIFT 0x0 #define CP_ME0_PIPE0_PRIORITY__PRIORITY_MASK 0x3 #define CP_ME0_PIPE0_PRIORITY__PRIORITY__SHIFT 0x0 #define CP_RING1_PRIORITY__PRIORITY_MASK 0x3 #define CP_RING1_PRIORITY__PRIORITY__SHIFT 0x0 #define CP_ME0_PIPE1_PRIORITY__PRIORITY_MASK 0x3 #define CP_ME0_PIPE1_PRIORITY__PRIORITY__SHIFT 0x0 #define CP_RING2_PRIORITY__PRIORITY_MASK 0x3 #define CP_RING2_PRIORITY__PRIORITY__SHIFT 0x0 #define CP_ME0_PIPE2_PRIORITY__PRIORITY_MASK 0x3 #define CP_ME0_PIPE2_PRIORITY__PRIORITY__SHIFT 0x0 #define CP_ENDIAN_SWAP__ENDIAN_SWAP_MASK 0x3 #define CP_ENDIAN_SWAP__ENDIAN_SWAP__SHIFT 0x0 #define CP_RB_VMID__RB0_VMID_MASK 0xf #define CP_RB_VMID__RB0_VMID__SHIFT 0x0 #define CP_RB_VMID__RB1_VMID_MASK 0xf00 #define CP_RB_VMID__RB1_VMID__SHIFT 0x8 #define CP_RB_VMID__RB2_VMID_MASK 0xf0000 #define CP_RB_VMID__RB2_VMID__SHIFT 0x10 #define CP_ME0_PIPE0_VMID__VMID_MASK 0xf #define CP_ME0_PIPE0_VMID__VMID__SHIFT 0x0 #define CP_ME0_PIPE1_VMID__VMID_MASK 0xf #define CP_ME0_PIPE1_VMID__VMID__SHIFT 0x0 #define CP_RB_DOORBELL_CONTROL__DOORBELL_OFFSET_MASK 0x7ffffc #define CP_RB_DOORBELL_CONTROL__DOORBELL_OFFSET__SHIFT 0x2 #define CP_RB_DOORBELL_CONTROL__DOORBELL_EN_MASK 0x40000000 #define CP_RB_DOORBELL_CONTROL__DOORBELL_EN__SHIFT 0x1e #define CP_RB_DOORBELL_CONTROL__DOORBELL_HIT_MASK 0x80000000 #define CP_RB_DOORBELL_CONTROL__DOORBELL_HIT__SHIFT 0x1f #define CP_RB_DOORBELL_RANGE_LOWER__DOORBELL_RANGE_LOWER_MASK 0x7ffffc #define CP_RB_DOORBELL_RANGE_LOWER__DOORBELL_RANGE_LOWER__SHIFT 0x2 #define CP_RB_DOORBELL_RANGE_UPPER__DOORBELL_RANGE_UPPER_MASK 0x7ffffc #define CP_RB_DOORBELL_RANGE_UPPER__DOORBELL_RANGE_UPPER__SHIFT 0x2 #define CP_MEC_DOORBELL_RANGE_LOWER__DOORBELL_RANGE_LOWER_MASK 0x7ffffc #define CP_MEC_DOORBELL_RANGE_LOWER__DOORBELL_RANGE_LOWER__SHIFT 0x2 #define CP_MEC_DOORBELL_RANGE_UPPER__DOORBELL_RANGE_UPPER_MASK 0x7ffffc #define CP_MEC_DOORBELL_RANGE_UPPER__DOORBELL_RANGE_UPPER__SHIFT 0x2 #define CP_PFP_UCODE_ADDR__UCODE_ADDR_MASK 0x1fff #define CP_PFP_UCODE_ADDR__UCODE_ADDR__SHIFT 0x0 #define CP_PFP_UCODE_DATA__UCODE_DATA_MASK 0xffffffff #define CP_PFP_UCODE_DATA__UCODE_DATA__SHIFT 0x0 #define CP_ME_RAM_RADDR__ME_RAM_RADDR_MASK 0x1fff #define CP_ME_RAM_RADDR__ME_RAM_RADDR__SHIFT 0x0 #define CP_ME_RAM_WADDR__ME_RAM_WADDR_MASK 0x1fff #define CP_ME_RAM_WADDR__ME_RAM_WADDR__SHIFT 0x0 #define CP_ME_RAM_DATA__ME_RAM_DATA_MASK 0xffffffff #define CP_ME_RAM_DATA__ME_RAM_DATA__SHIFT 0x0 #define CGTT_CPC_CLK_CTRL__ON_DELAY_MASK 0xf #define CGTT_CPC_CLK_CTRL__ON_DELAY__SHIFT 0x0 #define CGTT_CPC_CLK_CTRL__OFF_HYSTERESIS_MASK 0xff0 #define CGTT_CPC_CLK_CTRL__OFF_HYSTERESIS__SHIFT 0x4 #define CGTT_CPC_CLK_CTRL__SOFT_OVERRIDE_PERFMON_MASK 0x20000000 #define CGTT_CPC_CLK_CTRL__SOFT_OVERRIDE_PERFMON__SHIFT 0x1d #define CGTT_CPC_CLK_CTRL__SOFT_OVERRIDE_DYN_MASK 0x40000000 #define CGTT_CPC_CLK_CTRL__SOFT_OVERRIDE_DYN__SHIFT 0x1e #define CGTT_CPC_CLK_CTRL__SOFT_OVERRIDE_REG_MASK 0x80000000 #define CGTT_CPC_CLK_CTRL__SOFT_OVERRIDE_REG__SHIFT 0x1f #define CGTT_CPF_CLK_CTRL__ON_DELAY_MASK 0xf #define CGTT_CPF_CLK_CTRL__ON_DELAY__SHIFT 0x0 #define CGTT_CPF_CLK_CTRL__OFF_HYSTERESIS_MASK 0xff0 #define CGTT_CPF_CLK_CTRL__OFF_HYSTERESIS__SHIFT 0x4 #define CGTT_CPF_CLK_CTRL__SOFT_OVERRIDE_PERFMON_MASK 0x20000000 #define CGTT_CPF_CLK_CTRL__SOFT_OVERRIDE_PERFMON__SHIFT 0x1d #define CGTT_CPF_CLK_CTRL__SOFT_OVERRIDE_DYN_MASK 0x40000000 #define CGTT_CPF_CLK_CTRL__SOFT_OVERRIDE_DYN__SHIFT 0x1e #define CGTT_CPF_CLK_CTRL__SOFT_OVERRIDE_REG_MASK 0x80000000 #define CGTT_CPF_CLK_CTRL__SOFT_OVERRIDE_REG__SHIFT 0x1f #define CGTT_CP_CLK_CTRL__ON_DELAY_MASK 0xf #define CGTT_CP_CLK_CTRL__ON_DELAY__SHIFT 0x0 #define CGTT_CP_CLK_CTRL__OFF_HYSTERESIS_MASK 0xff0 #define CGTT_CP_CLK_CTRL__OFF_HYSTERESIS__SHIFT 0x4 #define CGTT_CP_CLK_CTRL__SOFT_OVERRIDE_PERFMON_MASK 0x20000000 #define CGTT_CP_CLK_CTRL__SOFT_OVERRIDE_PERFMON__SHIFT 0x1d #define CGTT_CP_CLK_CTRL__SOFT_OVERRIDE_DYN_MASK 0x40000000 #define CGTT_CP_CLK_CTRL__SOFT_OVERRIDE_DYN__SHIFT 0x1e #define CGTT_CP_CLK_CTRL__SOFT_OVERRIDE_REG_MASK 0x80000000 #define CGTT_CP_CLK_CTRL__SOFT_OVERRIDE_REG__SHIFT 0x1f #define CP_CE_UCODE_ADDR__UCODE_ADDR_MASK 0xfff #define CP_CE_UCODE_ADDR__UCODE_ADDR__SHIFT 0x0 #define CP_CE_UCODE_DATA__UCODE_DATA_MASK 0xffffffff #define CP_CE_UCODE_DATA__UCODE_DATA__SHIFT 0x0 #define CP_MEC_ME1_UCODE_ADDR__UCODE_ADDR_MASK 0x1ffff #define CP_MEC_ME1_UCODE_ADDR__UCODE_ADDR__SHIFT 0x0 #define CP_MEC_ME1_UCODE_DATA__UCODE_DATA_MASK 0xffffffff #define CP_MEC_ME1_UCODE_DATA__UCODE_DATA__SHIFT 0x0 #define CP_MEC_ME2_UCODE_ADDR__UCODE_ADDR_MASK 0x1ffff #define CP_MEC_ME2_UCODE_ADDR__UCODE_ADDR__SHIFT 0x0 #define CP_MEC_ME2_UCODE_DATA__UCODE_DATA_MASK 0xffffffff #define CP_MEC_ME2_UCODE_DATA__UCODE_DATA__SHIFT 0x0 #define CP_PFP_F32_INTERRUPT__PRIV_REG_INT_MASK 0x2 #define CP_PFP_F32_INTERRUPT__PRIV_REG_INT__SHIFT 0x1 #define CP_MEC1_F32_INTERRUPT__PRIV_REG_INT_MASK 0x2 #define CP_MEC1_F32_INTERRUPT__PRIV_REG_INT__SHIFT 0x1 #define CP_MEC2_F32_INTERRUPT__PRIV_REG_INT_MASK 0x2 #define CP_MEC2_F32_INTERRUPT__PRIV_REG_INT__SHIFT 0x1 #define CP_MEC1_F32_INT_DIS__EDC_ROQ_FED_INT_MASK 0x1 #define CP_MEC1_F32_INT_DIS__EDC_ROQ_FED_INT__SHIFT 0x0 #define CP_MEC1_F32_INT_DIS__PRIV_REG_INT_MASK 0x2 #define CP_MEC1_F32_INT_DIS__PRIV_REG_INT__SHIFT 0x1 #define CP_MEC1_F32_INT_DIS__RESERVED_BIT_ERR_INT_MASK 0x4 #define CP_MEC1_F32_INT_DIS__RESERVED_BIT_ERR_INT__SHIFT 0x2 #define CP_MEC1_F32_INT_DIS__EDC_TC_FED_INT_MASK 0x8 #define CP_MEC1_F32_INT_DIS__EDC_TC_FED_INT__SHIFT 0x3 #define CP_MEC1_F32_INT_DIS__EDC_GDS_FED_INT_MASK 0x10 #define CP_MEC1_F32_INT_DIS__EDC_GDS_FED_INT__SHIFT 0x4 #define CP_MEC1_F32_INT_DIS__EDC_SCRATCH_FED_INT_MASK 0x20 #define CP_MEC1_F32_INT_DIS__EDC_SCRATCH_FED_INT__SHIFT 0x5 #define CP_MEC1_F32_INT_DIS__WAVE_RESTORE_INT_MASK 0x40 #define CP_MEC1_F32_INT_DIS__WAVE_RESTORE_INT__SHIFT 0x6 #define CP_MEC1_F32_INT_DIS__SUA_VIOLATION_INT_MASK 0x80 #define CP_MEC1_F32_INT_DIS__SUA_VIOLATION_INT__SHIFT 0x7 #define CP_MEC1_F32_INT_DIS__EDC_DMA_FED_INT_MASK 0x100 #define CP_MEC1_F32_INT_DIS__EDC_DMA_FED_INT__SHIFT 0x8 #define CP_MEC1_F32_INT_DIS__IQ_TIMER_INT_MASK 0x200 #define CP_MEC1_F32_INT_DIS__IQ_TIMER_INT__SHIFT 0x9 #define CP_MEC2_F32_INT_DIS__EDC_ROQ_FED_INT_MASK 0x1 #define CP_MEC2_F32_INT_DIS__EDC_ROQ_FED_INT__SHIFT 0x0 #define CP_MEC2_F32_INT_DIS__PRIV_REG_INT_MASK 0x2 #define CP_MEC2_F32_INT_DIS__PRIV_REG_INT__SHIFT 0x1 #define CP_MEC2_F32_INT_DIS__RESERVED_BIT_ERR_INT_MASK 0x4 #define CP_MEC2_F32_INT_DIS__RESERVED_BIT_ERR_INT__SHIFT 0x2 #define CP_MEC2_F32_INT_DIS__EDC_TC_FED_INT_MASK 0x8 #define CP_MEC2_F32_INT_DIS__EDC_TC_FED_INT__SHIFT 0x3 #define CP_MEC2_F32_INT_DIS__EDC_GDS_FED_INT_MASK 0x10 #define CP_MEC2_F32_INT_DIS__EDC_GDS_FED_INT__SHIFT 0x4 #define CP_MEC2_F32_INT_DIS__EDC_SCRATCH_FED_INT_MASK 0x20 #define CP_MEC2_F32_INT_DIS__EDC_SCRATCH_FED_INT__SHIFT 0x5 #define CP_MEC2_F32_INT_DIS__WAVE_RESTORE_INT_MASK 0x40 #define CP_MEC2_F32_INT_DIS__WAVE_RESTORE_INT__SHIFT 0x6 #define CP_MEC2_F32_INT_DIS__SUA_VIOLATION_INT_MASK 0x80 #define CP_MEC2_F32_INT_DIS__SUA_VIOLATION_INT__SHIFT 0x7 #define CP_MEC2_F32_INT_DIS__EDC_DMA_FED_INT_MASK 0x100 #define CP_MEC2_F32_INT_DIS__EDC_DMA_FED_INT__SHIFT 0x8 #define CP_MEC2_F32_INT_DIS__IQ_TIMER_INT_MASK 0x200 #define CP_MEC2_F32_INT_DIS__IQ_TIMER_INT__SHIFT 0x9 #define CP_VIRT_STATUS__VIRT_STATUS_MASK 0xffffffff #define CP_VIRT_STATUS__VIRT_STATUS__SHIFT 0x0 #define CP_PWR_CNTL__GFX_CLK_HALT_ME0_PIPE0_MASK 0x1 #define CP_PWR_CNTL__GFX_CLK_HALT_ME0_PIPE0__SHIFT 0x0 #define CP_PWR_CNTL__GFX_CLK_HALT_ME0_PIPE1_MASK 0x2 #define CP_PWR_CNTL__GFX_CLK_HALT_ME0_PIPE1__SHIFT 0x1 #define CP_PWR_CNTL__CMP_CLK_HALT_ME1_PIPE0_MASK 0x100 #define CP_PWR_CNTL__CMP_CLK_HALT_ME1_PIPE0__SHIFT 0x8 #define CP_PWR_CNTL__CMP_CLK_HALT_ME1_PIPE1_MASK 0x200 #define CP_PWR_CNTL__CMP_CLK_HALT_ME1_PIPE1__SHIFT 0x9 #define CP_PWR_CNTL__CMP_CLK_HALT_ME1_PIPE2_MASK 0x400 #define CP_PWR_CNTL__CMP_CLK_HALT_ME1_PIPE2__SHIFT 0xa #define CP_PWR_CNTL__CMP_CLK_HALT_ME1_PIPE3_MASK 0x800 #define CP_PWR_CNTL__CMP_CLK_HALT_ME1_PIPE3__SHIFT 0xb #define CP_PWR_CNTL__CMP_CLK_HALT_ME2_PIPE0_MASK 0x10000 #define CP_PWR_CNTL__CMP_CLK_HALT_ME2_PIPE0__SHIFT 0x10 #define CP_PWR_CNTL__CMP_CLK_HALT_ME2_PIPE1_MASK 0x20000 #define CP_PWR_CNTL__CMP_CLK_HALT_ME2_PIPE1__SHIFT 0x11 #define CP_PWR_CNTL__CMP_CLK_HALT_ME2_PIPE2_MASK 0x40000 #define CP_PWR_CNTL__CMP_CLK_HALT_ME2_PIPE2__SHIFT 0x12 #define CP_PWR_CNTL__CMP_CLK_HALT_ME2_PIPE3_MASK 0x80000 #define CP_PWR_CNTL__CMP_CLK_HALT_ME2_PIPE3__SHIFT 0x13 #define CP_MEM_SLP_CNTL__CP_MEM_LS_EN_MASK 0x1 #define CP_MEM_SLP_CNTL__CP_MEM_LS_EN__SHIFT 0x0 #define CP_MEM_SLP_CNTL__CP_MEM_DS_EN_MASK 0x2 #define CP_MEM_SLP_CNTL__CP_MEM_DS_EN__SHIFT 0x1 #define CP_MEM_SLP_CNTL__RESERVED_MASK 0x7c #define CP_MEM_SLP_CNTL__RESERVED__SHIFT 0x2 #define CP_MEM_SLP_CNTL__CP_LS_DS_BUSY_OVERRIDE_MASK 0x80 #define CP_MEM_SLP_CNTL__CP_LS_DS_BUSY_OVERRIDE__SHIFT 0x7 #define CP_MEM_SLP_CNTL__CP_MEM_LS_ON_DELAY_MASK 0xff00 #define CP_MEM_SLP_CNTL__CP_MEM_LS_ON_DELAY__SHIFT 0x8 #define CP_MEM_SLP_CNTL__CP_MEM_LS_OFF_DELAY_MASK 0xff0000 #define CP_MEM_SLP_CNTL__CP_MEM_LS_OFF_DELAY__SHIFT 0x10 #define CP_MEM_SLP_CNTL__RESERVED1_MASK 0xff000000 #define CP_MEM_SLP_CNTL__RESERVED1__SHIFT 0x18 #define CP_ECC_FIRSTOCCURRENCE__INTERFACE_MASK 0x3 #define CP_ECC_FIRSTOCCURRENCE__INTERFACE__SHIFT 0x0 #define CP_ECC_FIRSTOCCURRENCE__CLIENT_MASK 0xf0 #define CP_ECC_FIRSTOCCURRENCE__CLIENT__SHIFT 0x4 #define CP_ECC_FIRSTOCCURRENCE__ME_MASK 0x300 #define CP_ECC_FIRSTOCCURRENCE__ME__SHIFT 0x8 #define CP_ECC_FIRSTOCCURRENCE__PIPE_MASK 0xc00 #define CP_ECC_FIRSTOCCURRENCE__PIPE__SHIFT 0xa #define CP_ECC_FIRSTOCCURRENCE__QUEUE_MASK 0x7000 #define CP_ECC_FIRSTOCCURRENCE__QUEUE__SHIFT 0xc #define CP_ECC_FIRSTOCCURRENCE__VMID_MASK 0xf0000 #define CP_ECC_FIRSTOCCURRENCE__VMID__SHIFT 0x10 #define CP_ECC_FIRSTOCCURRENCE_RING0__OBSOLETE_MASK 0xffffffff #define CP_ECC_FIRSTOCCURRENCE_RING0__OBSOLETE__SHIFT 0x0 #define CP_ECC_FIRSTOCCURRENCE_RING1__OBSOLETE_MASK 0xffffffff #define CP_ECC_FIRSTOCCURRENCE_RING1__OBSOLETE__SHIFT 0x0 #define CP_ECC_FIRSTOCCURRENCE_RING2__OBSOLETE_MASK 0xffffffff #define CP_ECC_FIRSTOCCURRENCE_RING2__OBSOLETE__SHIFT 0x0 #define CP_PQ_WPTR_POLL_CNTL__PERIOD_MASK 0xff #define CP_PQ_WPTR_POLL_CNTL__PERIOD__SHIFT 0x0 #define CP_PQ_WPTR_POLL_CNTL__POLL_ACTIVE_MASK 0x40000000 #define CP_PQ_WPTR_POLL_CNTL__POLL_ACTIVE__SHIFT 0x1e #define CP_PQ_WPTR_POLL_CNTL__EN_MASK 0x80000000 #define CP_PQ_WPTR_POLL_CNTL__EN__SHIFT 0x1f #define CP_PQ_WPTR_POLL_CNTL1__QUEUE_MASK_MASK 0xffffffff #define CP_PQ_WPTR_POLL_CNTL1__QUEUE_MASK__SHIFT 0x0 #define CPC_INT_CNTL__CMP_QUERY_STATUS_INT_ENABLE_MASK 0x1000 #define CPC_INT_CNTL__CMP_QUERY_STATUS_INT_ENABLE__SHIFT 0xc #define CPC_INT_CNTL__DEQUEUE_REQUEST_INT_ENABLE_MASK 0x2000 #define CPC_INT_CNTL__DEQUEUE_REQUEST_INT_ENABLE__SHIFT 0xd #define CPC_INT_CNTL__CP_ECC_ERROR_INT_ENABLE_MASK 0x4000 #define CPC_INT_CNTL__CP_ECC_ERROR_INT_ENABLE__SHIFT 0xe #define CPC_INT_CNTL__SUA_VIOLATION_INT_ENABLE_MASK 0x8000 #define CPC_INT_CNTL__SUA_VIOLATION_INT_ENABLE__SHIFT 0xf #define CPC_INT_CNTL__WRM_POLL_TIMEOUT_INT_ENABLE_MASK 0x20000 #define CPC_INT_CNTL__WRM_POLL_TIMEOUT_INT_ENABLE__SHIFT 0x11 #define CPC_INT_CNTL__PRIV_REG_INT_ENABLE_MASK 0x800000 #define CPC_INT_CNTL__PRIV_REG_INT_ENABLE__SHIFT 0x17 #define CPC_INT_CNTL__OPCODE_ERROR_INT_ENABLE_MASK 0x1000000 #define CPC_INT_CNTL__OPCODE_ERROR_INT_ENABLE__SHIFT 0x18 #define CPC_INT_CNTL__TIME_STAMP_INT_ENABLE_MASK 0x4000000 #define CPC_INT_CNTL__TIME_STAMP_INT_ENABLE__SHIFT 0x1a #define CPC_INT_CNTL__RESERVED_BIT_ERROR_INT_ENABLE_MASK 0x8000000 #define CPC_INT_CNTL__RESERVED_BIT_ERROR_INT_ENABLE__SHIFT 0x1b #define CPC_INT_CNTL__GENERIC2_INT_ENABLE_MASK 0x20000000 #define CPC_INT_CNTL__GENERIC2_INT_ENABLE__SHIFT 0x1d #define CPC_INT_CNTL__GENERIC1_INT_ENABLE_MASK 0x40000000 #define CPC_INT_CNTL__GENERIC1_INT_ENABLE__SHIFT 0x1e #define CPC_INT_CNTL__GENERIC0_INT_ENABLE_MASK 0x80000000 #define CPC_INT_CNTL__GENERIC0_INT_ENABLE__SHIFT 0x1f #define CP_ME1_PIPE0_INT_CNTL__CMP_QUERY_STATUS_INT_ENABLE_MASK 0x1000 #define CP_ME1_PIPE0_INT_CNTL__CMP_QUERY_STATUS_INT_ENABLE__SHIFT 0xc #define CP_ME1_PIPE0_INT_CNTL__DEQUEUE_REQUEST_INT_ENABLE_MASK 0x2000 #define CP_ME1_PIPE0_INT_CNTL__DEQUEUE_REQUEST_INT_ENABLE__SHIFT 0xd #define CP_ME1_PIPE0_INT_CNTL__CP_ECC_ERROR_INT_ENABLE_MASK 0x4000 #define CP_ME1_PIPE0_INT_CNTL__CP_ECC_ERROR_INT_ENABLE__SHIFT 0xe #define CP_ME1_PIPE0_INT_CNTL__SUA_VIOLATION_INT_ENABLE_MASK 0x8000 #define CP_ME1_PIPE0_INT_CNTL__SUA_VIOLATION_INT_ENABLE__SHIFT 0xf #define CP_ME1_PIPE0_INT_CNTL__WRM_POLL_TIMEOUT_INT_ENABLE_MASK 0x20000 #define CP_ME1_PIPE0_INT_CNTL__WRM_POLL_TIMEOUT_INT_ENABLE__SHIFT 0x11 #define CP_ME1_PIPE0_INT_CNTL__PRIV_REG_INT_ENABLE_MASK 0x800000 #define CP_ME1_PIPE0_INT_CNTL__PRIV_REG_INT_ENABLE__SHIFT 0x17 #define CP_ME1_PIPE0_INT_CNTL__OPCODE_ERROR_INT_ENABLE_MASK 0x1000000 #define CP_ME1_PIPE0_INT_CNTL__OPCODE_ERROR_INT_ENABLE__SHIFT 0x18 #define CP_ME1_PIPE0_INT_CNTL__TIME_STAMP_INT_ENABLE_MASK 0x4000000 #define CP_ME1_PIPE0_INT_CNTL__TIME_STAMP_INT_ENABLE__SHIFT 0x1a #define CP_ME1_PIPE0_INT_CNTL__RESERVED_BIT_ERROR_INT_ENABLE_MASK 0x8000000 #define CP_ME1_PIPE0_INT_CNTL__RESERVED_BIT_ERROR_INT_ENABLE__SHIFT 0x1b #define CP_ME1_PIPE0_INT_CNTL__GENERIC2_INT_ENABLE_MASK 0x20000000 #define CP_ME1_PIPE0_INT_CNTL__GENERIC2_INT_ENABLE__SHIFT 0x1d #define CP_ME1_PIPE0_INT_CNTL__GENERIC1_INT_ENABLE_MASK 0x40000000 #define CP_ME1_PIPE0_INT_CNTL__GENERIC1_INT_ENABLE__SHIFT 0x1e #define CP_ME1_PIPE0_INT_CNTL__GENERIC0_INT_ENABLE_MASK 0x80000000 #define CP_ME1_PIPE0_INT_CNTL__GENERIC0_INT_ENABLE__SHIFT 0x1f #define CP_ME1_PIPE1_INT_CNTL__CMP_QUERY_STATUS_INT_ENABLE_MASK 0x1000 #define CP_ME1_PIPE1_INT_CNTL__CMP_QUERY_STATUS_INT_ENABLE__SHIFT 0xc #define CP_ME1_PIPE1_INT_CNTL__DEQUEUE_REQUEST_INT_ENABLE_MASK 0x2000 #define CP_ME1_PIPE1_INT_CNTL__DEQUEUE_REQUEST_INT_ENABLE__SHIFT 0xd #define CP_ME1_PIPE1_INT_CNTL__CP_ECC_ERROR_INT_ENABLE_MASK 0x4000 #define CP_ME1_PIPE1_INT_CNTL__CP_ECC_ERROR_INT_ENABLE__SHIFT 0xe #define CP_ME1_PIPE1_INT_CNTL__SUA_VIOLATION_INT_ENABLE_MASK 0x8000 #define CP_ME1_PIPE1_INT_CNTL__SUA_VIOLATION_INT_ENABLE__SHIFT 0xf #define CP_ME1_PIPE1_INT_CNTL__WRM_POLL_TIMEOUT_INT_ENABLE_MASK 0x20000 #define CP_ME1_PIPE1_INT_CNTL__WRM_POLL_TIMEOUT_INT_ENABLE__SHIFT 0x11 #define CP_ME1_PIPE1_INT_CNTL__PRIV_REG_INT_ENABLE_MASK 0x800000 #define CP_ME1_PIPE1_INT_CNTL__PRIV_REG_INT_ENABLE__SHIFT 0x17 #define CP_ME1_PIPE1_INT_CNTL__OPCODE_ERROR_INT_ENABLE_MASK 0x1000000 #define CP_ME1_PIPE1_INT_CNTL__OPCODE_ERROR_INT_ENABLE__SHIFT 0x18 #define CP_ME1_PIPE1_INT_CNTL__TIME_STAMP_INT_ENABLE_MASK 0x4000000 #define CP_ME1_PIPE1_INT_CNTL__TIME_STAMP_INT_ENABLE__SHIFT 0x1a #define CP_ME1_PIPE1_INT_CNTL__RESERVED_BIT_ERROR_INT_ENABLE_MASK 0x8000000 #define CP_ME1_PIPE1_INT_CNTL__RESERVED_BIT_ERROR_INT_ENABLE__SHIFT 0x1b #define CP_ME1_PIPE1_INT_CNTL__GENERIC2_INT_ENABLE_MASK 0x20000000 #define CP_ME1_PIPE1_INT_CNTL__GENERIC2_INT_ENABLE__SHIFT 0x1d #define CP_ME1_PIPE1_INT_CNTL__GENERIC1_INT_ENABLE_MASK 0x40000000 #define CP_ME1_PIPE1_INT_CNTL__GENERIC1_INT_ENABLE__SHIFT 0x1e #define CP_ME1_PIPE1_INT_CNTL__GENERIC0_INT_ENABLE_MASK 0x80000000 #define CP_ME1_PIPE1_INT_CNTL__GENERIC0_INT_ENABLE__SHIFT 0x1f #define CP_ME1_PIPE2_INT_CNTL__CMP_QUERY_STATUS_INT_ENABLE_MASK 0x1000 #define CP_ME1_PIPE2_INT_CNTL__CMP_QUERY_STATUS_INT_ENABLE__SHIFT 0xc #define CP_ME1_PIPE2_INT_CNTL__DEQUEUE_REQUEST_INT_ENABLE_MASK 0x2000 #define CP_ME1_PIPE2_INT_CNTL__DEQUEUE_REQUEST_INT_ENABLE__SHIFT 0xd #define CP_ME1_PIPE2_INT_CNTL__CP_ECC_ERROR_INT_ENABLE_MASK 0x4000 #define CP_ME1_PIPE2_INT_CNTL__CP_ECC_ERROR_INT_ENABLE__SHIFT 0xe #define CP_ME1_PIPE2_INT_CNTL__SUA_VIOLATION_INT_ENABLE_MASK 0x8000 #define CP_ME1_PIPE2_INT_CNTL__SUA_VIOLATION_INT_ENABLE__SHIFT 0xf #define CP_ME1_PIPE2_INT_CNTL__WRM_POLL_TIMEOUT_INT_ENABLE_MASK 0x20000 #define CP_ME1_PIPE2_INT_CNTL__WRM_POLL_TIMEOUT_INT_ENABLE__SHIFT 0x11 #define CP_ME1_PIPE2_INT_CNTL__PRIV_REG_INT_ENABLE_MASK 0x800000 #define CP_ME1_PIPE2_INT_CNTL__PRIV_REG_INT_ENABLE__SHIFT 0x17 #define CP_ME1_PIPE2_INT_CNTL__OPCODE_ERROR_INT_ENABLE_MASK 0x1000000 #define CP_ME1_PIPE2_INT_CNTL__OPCODE_ERROR_INT_ENABLE__SHIFT 0x18 #define CP_ME1_PIPE2_INT_CNTL__TIME_STAMP_INT_ENABLE_MASK 0x4000000 #define CP_ME1_PIPE2_INT_CNTL__TIME_STAMP_INT_ENABLE__SHIFT 0x1a #define CP_ME1_PIPE2_INT_CNTL__RESERVED_BIT_ERROR_INT_ENABLE_MASK 0x8000000 #define CP_ME1_PIPE2_INT_CNTL__RESERVED_BIT_ERROR_INT_ENABLE__SHIFT 0x1b #define CP_ME1_PIPE2_INT_CNTL__GENERIC2_INT_ENABLE_MASK 0x20000000 #define CP_ME1_PIPE2_INT_CNTL__GENERIC2_INT_ENABLE__SHIFT 0x1d #define CP_ME1_PIPE2_INT_CNTL__GENERIC1_INT_ENABLE_MASK 0x40000000 #define CP_ME1_PIPE2_INT_CNTL__GENERIC1_INT_ENABLE__SHIFT 0x1e #define CP_ME1_PIPE2_INT_CNTL__GENERIC0_INT_ENABLE_MASK 0x80000000 #define CP_ME1_PIPE2_INT_CNTL__GENERIC0_INT_ENABLE__SHIFT 0x1f #define CP_ME1_PIPE3_INT_CNTL__CMP_QUERY_STATUS_INT_ENABLE_MASK 0x1000 #define CP_ME1_PIPE3_INT_CNTL__CMP_QUERY_STATUS_INT_ENABLE__SHIFT 0xc #define CP_ME1_PIPE3_INT_CNTL__DEQUEUE_REQUEST_INT_ENABLE_MASK 0x2000 #define CP_ME1_PIPE3_INT_CNTL__DEQUEUE_REQUEST_INT_ENABLE__SHIFT 0xd #define CP_ME1_PIPE3_INT_CNTL__CP_ECC_ERROR_INT_ENABLE_MASK 0x4000 #define CP_ME1_PIPE3_INT_CNTL__CP_ECC_ERROR_INT_ENABLE__SHIFT 0xe #define CP_ME1_PIPE3_INT_CNTL__SUA_VIOLATION_INT_ENABLE_MASK 0x8000 #define CP_ME1_PIPE3_INT_CNTL__SUA_VIOLATION_INT_ENABLE__SHIFT 0xf #define CP_ME1_PIPE3_INT_CNTL__WRM_POLL_TIMEOUT_INT_ENABLE_MASK 0x20000 #define CP_ME1_PIPE3_INT_CNTL__WRM_POLL_TIMEOUT_INT_ENABLE__SHIFT 0x11 #define CP_ME1_PIPE3_INT_CNTL__PRIV_REG_INT_ENABLE_MASK 0x800000 #define CP_ME1_PIPE3_INT_CNTL__PRIV_REG_INT_ENABLE__SHIFT 0x17 #define CP_ME1_PIPE3_INT_CNTL__OPCODE_ERROR_INT_ENABLE_MASK 0x1000000 #define CP_ME1_PIPE3_INT_CNTL__OPCODE_ERROR_INT_ENABLE__SHIFT 0x18 #define CP_ME1_PIPE3_INT_CNTL__TIME_STAMP_INT_ENABLE_MASK 0x4000000 #define CP_ME1_PIPE3_INT_CNTL__TIME_STAMP_INT_ENABLE__SHIFT 0x1a #define CP_ME1_PIPE3_INT_CNTL__RESERVED_BIT_ERROR_INT_ENABLE_MASK 0x8000000 #define CP_ME1_PIPE3_INT_CNTL__RESERVED_BIT_ERROR_INT_ENABLE__SHIFT 0x1b #define CP_ME1_PIPE3_INT_CNTL__GENERIC2_INT_ENABLE_MASK 0x20000000 #define CP_ME1_PIPE3_INT_CNTL__GENERIC2_INT_ENABLE__SHIFT 0x1d #define CP_ME1_PIPE3_INT_CNTL__GENERIC1_INT_ENABLE_MASK 0x40000000 #define CP_ME1_PIPE3_INT_CNTL__GENERIC1_INT_ENABLE__SHIFT 0x1e #define CP_ME1_PIPE3_INT_CNTL__GENERIC0_INT_ENABLE_MASK 0x80000000 #define CP_ME1_PIPE3_INT_CNTL__GENERIC0_INT_ENABLE__SHIFT 0x1f #define CP_ME2_PIPE0_INT_CNTL__CMP_QUERY_STATUS_INT_ENABLE_MASK 0x1000 #define CP_ME2_PIPE0_INT_CNTL__CMP_QUERY_STATUS_INT_ENABLE__SHIFT 0xc #define CP_ME2_PIPE0_INT_CNTL__DEQUEUE_REQUEST_INT_ENABLE_MASK 0x2000 #define CP_ME2_PIPE0_INT_CNTL__DEQUEUE_REQUEST_INT_ENABLE__SHIFT 0xd #define CP_ME2_PIPE0_INT_CNTL__CP_ECC_ERROR_INT_ENABLE_MASK 0x4000 #define CP_ME2_PIPE0_INT_CNTL__CP_ECC_ERROR_INT_ENABLE__SHIFT 0xe #define CP_ME2_PIPE0_INT_CNTL__SUA_VIOLATION_INT_ENABLE_MASK 0x8000 #define CP_ME2_PIPE0_INT_CNTL__SUA_VIOLATION_INT_ENABLE__SHIFT 0xf #define CP_ME2_PIPE0_INT_CNTL__WRM_POLL_TIMEOUT_INT_ENABLE_MASK 0x20000 #define CP_ME2_PIPE0_INT_CNTL__WRM_POLL_TIMEOUT_INT_ENABLE__SHIFT 0x11 #define CP_ME2_PIPE0_INT_CNTL__PRIV_REG_INT_ENABLE_MASK 0x800000 #define CP_ME2_PIPE0_INT_CNTL__PRIV_REG_INT_ENABLE__SHIFT 0x17 #define CP_ME2_PIPE0_INT_CNTL__OPCODE_ERROR_INT_ENABLE_MASK 0x1000000 #define CP_ME2_PIPE0_INT_CNTL__OPCODE_ERROR_INT_ENABLE__SHIFT 0x18 #define CP_ME2_PIPE0_INT_CNTL__TIME_STAMP_INT_ENABLE_MASK 0x4000000 #define CP_ME2_PIPE0_INT_CNTL__TIME_STAMP_INT_ENABLE__SHIFT 0x1a #define CP_ME2_PIPE0_INT_CNTL__RESERVED_BIT_ERROR_INT_ENABLE_MASK 0x8000000 #define CP_ME2_PIPE0_INT_CNTL__RESERVED_BIT_ERROR_INT_ENABLE__SHIFT 0x1b #define CP_ME2_PIPE0_INT_CNTL__GENERIC2_INT_ENABLE_MASK 0x20000000 #define CP_ME2_PIPE0_INT_CNTL__GENERIC2_INT_ENABLE__SHIFT 0x1d #define CP_ME2_PIPE0_INT_CNTL__GENERIC1_INT_ENABLE_MASK 0x40000000 #define CP_ME2_PIPE0_INT_CNTL__GENERIC1_INT_ENABLE__SHIFT 0x1e #define CP_ME2_PIPE0_INT_CNTL__GENERIC0_INT_ENABLE_MASK 0x80000000 #define CP_ME2_PIPE0_INT_CNTL__GENERIC0_INT_ENABLE__SHIFT 0x1f #define CP_ME2_PIPE1_INT_CNTL__CMP_QUERY_STATUS_INT_ENABLE_MASK 0x1000 #define CP_ME2_PIPE1_INT_CNTL__CMP_QUERY_STATUS_INT_ENABLE__SHIFT 0xc #define CP_ME2_PIPE1_INT_CNTL__DEQUEUE_REQUEST_INT_ENABLE_MASK 0x2000 #define CP_ME2_PIPE1_INT_CNTL__DEQUEUE_REQUEST_INT_ENABLE__SHIFT 0xd #define CP_ME2_PIPE1_INT_CNTL__CP_ECC_ERROR_INT_ENABLE_MASK 0x4000 #define CP_ME2_PIPE1_INT_CNTL__CP_ECC_ERROR_INT_ENABLE__SHIFT 0xe #define CP_ME2_PIPE1_INT_CNTL__SUA_VIOLATION_INT_ENABLE_MASK 0x8000 #define CP_ME2_PIPE1_INT_CNTL__SUA_VIOLATION_INT_ENABLE__SHIFT 0xf #define CP_ME2_PIPE1_INT_CNTL__WRM_POLL_TIMEOUT_INT_ENABLE_MASK 0x20000 #define CP_ME2_PIPE1_INT_CNTL__WRM_POLL_TIMEOUT_INT_ENABLE__SHIFT 0x11 #define CP_ME2_PIPE1_INT_CNTL__PRIV_REG_INT_ENABLE_MASK 0x800000 #define CP_ME2_PIPE1_INT_CNTL__PRIV_REG_INT_ENABLE__SHIFT 0x17 #define CP_ME2_PIPE1_INT_CNTL__OPCODE_ERROR_INT_ENABLE_MASK 0x1000000 #define CP_ME2_PIPE1_INT_CNTL__OPCODE_ERROR_INT_ENABLE__SHIFT 0x18 #define CP_ME2_PIPE1_INT_CNTL__TIME_STAMP_INT_ENABLE_MASK 0x4000000 #define CP_ME2_PIPE1_INT_CNTL__TIME_STAMP_INT_ENABLE__SHIFT 0x1a #define CP_ME2_PIPE1_INT_CNTL__RESERVED_BIT_ERROR_INT_ENABLE_MASK 0x8000000 #define CP_ME2_PIPE1_INT_CNTL__RESERVED_BIT_ERROR_INT_ENABLE__SHIFT 0x1b #define CP_ME2_PIPE1_INT_CNTL__GENERIC2_INT_ENABLE_MASK 0x20000000 #define CP_ME2_PIPE1_INT_CNTL__GENERIC2_INT_ENABLE__SHIFT 0x1d #define CP_ME2_PIPE1_INT_CNTL__GENERIC1_INT_ENABLE_MASK 0x40000000 #define CP_ME2_PIPE1_INT_CNTL__GENERIC1_INT_ENABLE__SHIFT 0x1e #define CP_ME2_PIPE1_INT_CNTL__GENERIC0_INT_ENABLE_MASK 0x80000000 #define CP_ME2_PIPE1_INT_CNTL__GENERIC0_INT_ENABLE__SHIFT 0x1f #define CP_ME2_PIPE2_INT_CNTL__CMP_QUERY_STATUS_INT_ENABLE_MASK 0x1000 #define CP_ME2_PIPE2_INT_CNTL__CMP_QUERY_STATUS_INT_ENABLE__SHIFT 0xc #define CP_ME2_PIPE2_INT_CNTL__DEQUEUE_REQUEST_INT_ENABLE_MASK 0x2000 #define CP_ME2_PIPE2_INT_CNTL__DEQUEUE_REQUEST_INT_ENABLE__SHIFT 0xd #define CP_ME2_PIPE2_INT_CNTL__CP_ECC_ERROR_INT_ENABLE_MASK 0x4000 #define CP_ME2_PIPE2_INT_CNTL__CP_ECC_ERROR_INT_ENABLE__SHIFT 0xe #define CP_ME2_PIPE2_INT_CNTL__SUA_VIOLATION_INT_ENABLE_MASK 0x8000 #define CP_ME2_PIPE2_INT_CNTL__SUA_VIOLATION_INT_ENABLE__SHIFT 0xf #define CP_ME2_PIPE2_INT_CNTL__WRM_POLL_TIMEOUT_INT_ENABLE_MASK 0x20000 #define CP_ME2_PIPE2_INT_CNTL__WRM_POLL_TIMEOUT_INT_ENABLE__SHIFT 0x11 #define CP_ME2_PIPE2_INT_CNTL__PRIV_REG_INT_ENABLE_MASK 0x800000 #define CP_ME2_PIPE2_INT_CNTL__PRIV_REG_INT_ENABLE__SHIFT 0x17 #define CP_ME2_PIPE2_INT_CNTL__OPCODE_ERROR_INT_ENABLE_MASK 0x1000000 #define CP_ME2_PIPE2_INT_CNTL__OPCODE_ERROR_INT_ENABLE__SHIFT 0x18 #define CP_ME2_PIPE2_INT_CNTL__TIME_STAMP_INT_ENABLE_MASK 0x4000000 #define CP_ME2_PIPE2_INT_CNTL__TIME_STAMP_INT_ENABLE__SHIFT 0x1a #define CP_ME2_PIPE2_INT_CNTL__RESERVED_BIT_ERROR_INT_ENABLE_MASK 0x8000000 #define CP_ME2_PIPE2_INT_CNTL__RESERVED_BIT_ERROR_INT_ENABLE__SHIFT 0x1b #define CP_ME2_PIPE2_INT_CNTL__GENERIC2_INT_ENABLE_MASK 0x20000000 #define CP_ME2_PIPE2_INT_CNTL__GENERIC2_INT_ENABLE__SHIFT 0x1d #define CP_ME2_PIPE2_INT_CNTL__GENERIC1_INT_ENABLE_MASK 0x40000000 #define CP_ME2_PIPE2_INT_CNTL__GENERIC1_INT_ENABLE__SHIFT 0x1e #define CP_ME2_PIPE2_INT_CNTL__GENERIC0_INT_ENABLE_MASK 0x80000000 #define CP_ME2_PIPE2_INT_CNTL__GENERIC0_INT_ENABLE__SHIFT 0x1f #define CP_ME2_PIPE3_INT_CNTL__CMP_QUERY_STATUS_INT_ENABLE_MASK 0x1000 #define CP_ME2_PIPE3_INT_CNTL__CMP_QUERY_STATUS_INT_ENABLE__SHIFT 0xc #define CP_ME2_PIPE3_INT_CNTL__DEQUEUE_REQUEST_INT_ENABLE_MASK 0x2000 #define CP_ME2_PIPE3_INT_CNTL__DEQUEUE_REQUEST_INT_ENABLE__SHIFT 0xd #define CP_ME2_PIPE3_INT_CNTL__CP_ECC_ERROR_INT_ENABLE_MASK 0x4000 #define CP_ME2_PIPE3_INT_CNTL__CP_ECC_ERROR_INT_ENABLE__SHIFT 0xe #define CP_ME2_PIPE3_INT_CNTL__SUA_VIOLATION_INT_ENABLE_MASK 0x8000 #define CP_ME2_PIPE3_INT_CNTL__SUA_VIOLATION_INT_ENABLE__SHIFT 0xf #define CP_ME2_PIPE3_INT_CNTL__WRM_POLL_TIMEOUT_INT_ENABLE_MASK 0x20000 #define CP_ME2_PIPE3_INT_CNTL__WRM_POLL_TIMEOUT_INT_ENABLE__SHIFT 0x11 #define CP_ME2_PIPE3_INT_CNTL__PRIV_REG_INT_ENABLE_MASK 0x800000 #define CP_ME2_PIPE3_INT_CNTL__PRIV_REG_INT_ENABLE__SHIFT 0x17 #define CP_ME2_PIPE3_INT_CNTL__OPCODE_ERROR_INT_ENABLE_MASK 0x1000000 #define CP_ME2_PIPE3_INT_CNTL__OPCODE_ERROR_INT_ENABLE__SHIFT 0x18 #define CP_ME2_PIPE3_INT_CNTL__TIME_STAMP_INT_ENABLE_MASK 0x4000000 #define CP_ME2_PIPE3_INT_CNTL__TIME_STAMP_INT_ENABLE__SHIFT 0x1a #define CP_ME2_PIPE3_INT_CNTL__RESERVED_BIT_ERROR_INT_ENABLE_MASK 0x8000000 #define CP_ME2_PIPE3_INT_CNTL__RESERVED_BIT_ERROR_INT_ENABLE__SHIFT 0x1b #define CP_ME2_PIPE3_INT_CNTL__GENERIC2_INT_ENABLE_MASK 0x20000000 #define CP_ME2_PIPE3_INT_CNTL__GENERIC2_INT_ENABLE__SHIFT 0x1d #define CP_ME2_PIPE3_INT_CNTL__GENERIC1_INT_ENABLE_MASK 0x40000000 #define CP_ME2_PIPE3_INT_CNTL__GENERIC1_INT_ENABLE__SHIFT 0x1e #define CP_ME2_PIPE3_INT_CNTL__GENERIC0_INT_ENABLE_MASK 0x80000000 #define CP_ME2_PIPE3_INT_CNTL__GENERIC0_INT_ENABLE__SHIFT 0x1f #define CPC_INT_STATUS__CMP_QUERY_STATUS_INT_STATUS_MASK 0x1000 #define CPC_INT_STATUS__CMP_QUERY_STATUS_INT_STATUS__SHIFT 0xc #define CPC_INT_STATUS__DEQUEUE_REQUEST_INT_STATUS_MASK 0x2000 #define CPC_INT_STATUS__DEQUEUE_REQUEST_INT_STATUS__SHIFT 0xd #define CPC_INT_STATUS__CP_ECC_ERROR_INT_STATUS_MASK 0x4000 #define CPC_INT_STATUS__CP_ECC_ERROR_INT_STATUS__SHIFT 0xe #define CPC_INT_STATUS__SUA_VIOLATION_INT_STATUS_MASK 0x8000 #define CPC_INT_STATUS__SUA_VIOLATION_INT_STATUS__SHIFT 0xf #define CPC_INT_STATUS__WRM_POLL_TIMEOUT_INT_STATUS_MASK 0x20000 #define CPC_INT_STATUS__WRM_POLL_TIMEOUT_INT_STATUS__SHIFT 0x11 #define CPC_INT_STATUS__PRIV_REG_INT_STATUS_MASK 0x800000 #define CPC_INT_STATUS__PRIV_REG_INT_STATUS__SHIFT 0x17 #define CPC_INT_STATUS__OPCODE_ERROR_INT_STATUS_MASK 0x1000000 #define CPC_INT_STATUS__OPCODE_ERROR_INT_STATUS__SHIFT 0x18 #define CPC_INT_STATUS__TIME_STAMP_INT_STATUS_MASK 0x4000000 #define CPC_INT_STATUS__TIME_STAMP_INT_STATUS__SHIFT 0x1a #define CPC_INT_STATUS__RESERVED_BIT_ERROR_INT_STATUS_MASK 0x8000000 #define CPC_INT_STATUS__RESERVED_BIT_ERROR_INT_STATUS__SHIFT 0x1b #define CPC_INT_STATUS__GENERIC2_INT_STATUS_MASK 0x20000000 #define CPC_INT_STATUS__GENERIC2_INT_STATUS__SHIFT 0x1d #define CPC_INT_STATUS__GENERIC1_INT_STATUS_MASK 0x40000000 #define CPC_INT_STATUS__GENERIC1_INT_STATUS__SHIFT 0x1e #define CPC_INT_STATUS__GENERIC0_INT_STATUS_MASK 0x80000000 #define CPC_INT_STATUS__GENERIC0_INT_STATUS__SHIFT 0x1f #define CP_ME1_PIPE0_INT_STATUS__CMP_QUERY_STATUS_INT_STATUS_MASK 0x1000 #define CP_ME1_PIPE0_INT_STATUS__CMP_QUERY_STATUS_INT_STATUS__SHIFT 0xc #define CP_ME1_PIPE0_INT_STATUS__DEQUEUE_REQUEST_INT_STATUS_MASK 0x2000 #define CP_ME1_PIPE0_INT_STATUS__DEQUEUE_REQUEST_INT_STATUS__SHIFT 0xd #define CP_ME1_PIPE0_INT_STATUS__CP_ECC_ERROR_INT_STATUS_MASK 0x4000 #define CP_ME1_PIPE0_INT_STATUS__CP_ECC_ERROR_INT_STATUS__SHIFT 0xe #define CP_ME1_PIPE0_INT_STATUS__SUA_VIOLATION_INT_STATUS_MASK 0x8000 #define CP_ME1_PIPE0_INT_STATUS__SUA_VIOLATION_INT_STATUS__SHIFT 0xf #define CP_ME1_PIPE0_INT_STATUS__WRM_POLL_TIMEOUT_INT_STATUS_MASK 0x20000 #define CP_ME1_PIPE0_INT_STATUS__WRM_POLL_TIMEOUT_INT_STATUS__SHIFT 0x11 #define CP_ME1_PIPE0_INT_STATUS__PRIV_REG_INT_STATUS_MASK 0x800000 #define CP_ME1_PIPE0_INT_STATUS__PRIV_REG_INT_STATUS__SHIFT 0x17 #define CP_ME1_PIPE0_INT_STATUS__OPCODE_ERROR_INT_STATUS_MASK 0x1000000 #define CP_ME1_PIPE0_INT_STATUS__OPCODE_ERROR_INT_STATUS__SHIFT 0x18 #define CP_ME1_PIPE0_INT_STATUS__TIME_STAMP_INT_STATUS_MASK 0x4000000 #define CP_ME1_PIPE0_INT_STATUS__TIME_STAMP_INT_STATUS__SHIFT 0x1a #define CP_ME1_PIPE0_INT_STATUS__RESERVED_BIT_ERROR_INT_STATUS_MASK 0x8000000 #define CP_ME1_PIPE0_INT_STATUS__RESERVED_BIT_ERROR_INT_STATUS__SHIFT 0x1b #define CP_ME1_PIPE0_INT_STATUS__GENERIC2_INT_STATUS_MASK 0x20000000 #define CP_ME1_PIPE0_INT_STATUS__GENERIC2_INT_STATUS__SHIFT 0x1d #define CP_ME1_PIPE0_INT_STATUS__GENERIC1_INT_STATUS_MASK 0x40000000 #define CP_ME1_PIPE0_INT_STATUS__GENERIC1_INT_STATUS__SHIFT 0x1e #define CP_ME1_PIPE0_INT_STATUS__GENERIC0_INT_STATUS_MASK 0x80000000 #define CP_ME1_PIPE0_INT_STATUS__GENERIC0_INT_STATUS__SHIFT 0x1f #define CP_ME1_PIPE1_INT_STATUS__CMP_QUERY_STATUS_INT_STATUS_MASK 0x1000 #define CP_ME1_PIPE1_INT_STATUS__CMP_QUERY_STATUS_INT_STATUS__SHIFT 0xc #define CP_ME1_PIPE1_INT_STATUS__DEQUEUE_REQUEST_INT_STATUS_MASK 0x2000 #define CP_ME1_PIPE1_INT_STATUS__DEQUEUE_REQUEST_INT_STATUS__SHIFT 0xd #define CP_ME1_PIPE1_INT_STATUS__CP_ECC_ERROR_INT_STATUS_MASK 0x4000 #define CP_ME1_PIPE1_INT_STATUS__CP_ECC_ERROR_INT_STATUS__SHIFT 0xe #define CP_ME1_PIPE1_INT_STATUS__SUA_VIOLATION_INT_STATUS_MASK 0x8000 #define CP_ME1_PIPE1_INT_STATUS__SUA_VIOLATION_INT_STATUS__SHIFT 0xf #define CP_ME1_PIPE1_INT_STATUS__WRM_POLL_TIMEOUT_INT_STATUS_MASK 0x20000 #define CP_ME1_PIPE1_INT_STATUS__WRM_POLL_TIMEOUT_INT_STATUS__SHIFT 0x11 #define CP_ME1_PIPE1_INT_STATUS__PRIV_REG_INT_STATUS_MASK 0x800000 #define CP_ME1_PIPE1_INT_STATUS__PRIV_REG_INT_STATUS__SHIFT 0x17 #define CP_ME1_PIPE1_INT_STATUS__OPCODE_ERROR_INT_STATUS_MASK 0x1000000 #define CP_ME1_PIPE1_INT_STATUS__OPCODE_ERROR_INT_STATUS__SHIFT 0x18 #define CP_ME1_PIPE1_INT_STATUS__TIME_STAMP_INT_STATUS_MASK 0x4000000 #define CP_ME1_PIPE1_INT_STATUS__TIME_STAMP_INT_STATUS__SHIFT 0x1a #define CP_ME1_PIPE1_INT_STATUS__RESERVED_BIT_ERROR_INT_STATUS_MASK 0x8000000 #define CP_ME1_PIPE1_INT_STATUS__RESERVED_BIT_ERROR_INT_STATUS__SHIFT 0x1b #define CP_ME1_PIPE1_INT_STATUS__GENERIC2_INT_STATUS_MASK 0x20000000 #define CP_ME1_PIPE1_INT_STATUS__GENERIC2_INT_STATUS__SHIFT 0x1d #define CP_ME1_PIPE1_INT_STATUS__GENERIC1_INT_STATUS_MASK 0x40000000 #define CP_ME1_PIPE1_INT_STATUS__GENERIC1_INT_STATUS__SHIFT 0x1e #define CP_ME1_PIPE1_INT_STATUS__GENERIC0_INT_STATUS_MASK 0x80000000 #define CP_ME1_PIPE1_INT_STATUS__GENERIC0_INT_STATUS__SHIFT 0x1f #define CP_ME1_PIPE2_INT_STATUS__CMP_QUERY_STATUS_INT_STATUS_MASK 0x1000 #define CP_ME1_PIPE2_INT_STATUS__CMP_QUERY_STATUS_INT_STATUS__SHIFT 0xc #define CP_ME1_PIPE2_INT_STATUS__DEQUEUE_REQUEST_INT_STATUS_MASK 0x2000 #define CP_ME1_PIPE2_INT_STATUS__DEQUEUE_REQUEST_INT_STATUS__SHIFT 0xd #define CP_ME1_PIPE2_INT_STATUS__CP_ECC_ERROR_INT_STATUS_MASK 0x4000 #define CP_ME1_PIPE2_INT_STATUS__CP_ECC_ERROR_INT_STATUS__SHIFT 0xe #define CP_ME1_PIPE2_INT_STATUS__SUA_VIOLATION_INT_STATUS_MASK 0x8000 #define CP_ME1_PIPE2_INT_STATUS__SUA_VIOLATION_INT_STATUS__SHIFT 0xf #define CP_ME1_PIPE2_INT_STATUS__WRM_POLL_TIMEOUT_INT_STATUS_MASK 0x20000 #define CP_ME1_PIPE2_INT_STATUS__WRM_POLL_TIMEOUT_INT_STATUS__SHIFT 0x11 #define CP_ME1_PIPE2_INT_STATUS__PRIV_REG_INT_STATUS_MASK 0x800000 #define CP_ME1_PIPE2_INT_STATUS__PRIV_REG_INT_STATUS__SHIFT 0x17 #define CP_ME1_PIPE2_INT_STATUS__OPCODE_ERROR_INT_STATUS_MASK 0x1000000 #define CP_ME1_PIPE2_INT_STATUS__OPCODE_ERROR_INT_STATUS__SHIFT 0x18 #define CP_ME1_PIPE2_INT_STATUS__TIME_STAMP_INT_STATUS_MASK 0x4000000 #define CP_ME1_PIPE2_INT_STATUS__TIME_STAMP_INT_STATUS__SHIFT 0x1a #define CP_ME1_PIPE2_INT_STATUS__RESERVED_BIT_ERROR_INT_STATUS_MASK 0x8000000 #define CP_ME1_PIPE2_INT_STATUS__RESERVED_BIT_ERROR_INT_STATUS__SHIFT 0x1b #define CP_ME1_PIPE2_INT_STATUS__GENERIC2_INT_STATUS_MASK 0x20000000 #define CP_ME1_PIPE2_INT_STATUS__GENERIC2_INT_STATUS__SHIFT 0x1d #define CP_ME1_PIPE2_INT_STATUS__GENERIC1_INT_STATUS_MASK 0x40000000 #define CP_ME1_PIPE2_INT_STATUS__GENERIC1_INT_STATUS__SHIFT 0x1e #define CP_ME1_PIPE2_INT_STATUS__GENERIC0_INT_STATUS_MASK 0x80000000 #define CP_ME1_PIPE2_INT_STATUS__GENERIC0_INT_STATUS__SHIFT 0x1f #define CP_ME1_PIPE3_INT_STATUS__CMP_QUERY_STATUS_INT_STATUS_MASK 0x1000 #define CP_ME1_PIPE3_INT_STATUS__CMP_QUERY_STATUS_INT_STATUS__SHIFT 0xc #define CP_ME1_PIPE3_INT_STATUS__DEQUEUE_REQUEST_INT_STATUS_MASK 0x2000 #define CP_ME1_PIPE3_INT_STATUS__DEQUEUE_REQUEST_INT_STATUS__SHIFT 0xd #define CP_ME1_PIPE3_INT_STATUS__CP_ECC_ERROR_INT_STATUS_MASK 0x4000 #define CP_ME1_PIPE3_INT_STATUS__CP_ECC_ERROR_INT_STATUS__SHIFT 0xe #define CP_ME1_PIPE3_INT_STATUS__SUA_VIOLATION_INT_STATUS_MASK 0x8000 #define CP_ME1_PIPE3_INT_STATUS__SUA_VIOLATION_INT_STATUS__SHIFT 0xf #define CP_ME1_PIPE3_INT_STATUS__WRM_POLL_TIMEOUT_INT_STATUS_MASK 0x20000 #define CP_ME1_PIPE3_INT_STATUS__WRM_POLL_TIMEOUT_INT_STATUS__SHIFT 0x11 #define CP_ME1_PIPE3_INT_STATUS__PRIV_REG_INT_STATUS_MASK 0x800000 #define CP_ME1_PIPE3_INT_STATUS__PRIV_REG_INT_STATUS__SHIFT 0x17 #define CP_ME1_PIPE3_INT_STATUS__OPCODE_ERROR_INT_STATUS_MASK 0x1000000 #define CP_ME1_PIPE3_INT_STATUS__OPCODE_ERROR_INT_STATUS__SHIFT 0x18 #define CP_ME1_PIPE3_INT_STATUS__TIME_STAMP_INT_STATUS_MASK 0x4000000 #define CP_ME1_PIPE3_INT_STATUS__TIME_STAMP_INT_STATUS__SHIFT 0x1a #define CP_ME1_PIPE3_INT_STATUS__RESERVED_BIT_ERROR_INT_STATUS_MASK 0x8000000 #define CP_ME1_PIPE3_INT_STATUS__RESERVED_BIT_ERROR_INT_STATUS__SHIFT 0x1b #define CP_ME1_PIPE3_INT_STATUS__GENERIC2_INT_STATUS_MASK 0x20000000 #define CP_ME1_PIPE3_INT_STATUS__GENERIC2_INT_STATUS__SHIFT 0x1d #define CP_ME1_PIPE3_INT_STATUS__GENERIC1_INT_STATUS_MASK 0x40000000 #define CP_ME1_PIPE3_INT_STATUS__GENERIC1_INT_STATUS__SHIFT 0x1e #define CP_ME1_PIPE3_INT_STATUS__GENERIC0_INT_STATUS_MASK 0x80000000 #define CP_ME1_PIPE3_INT_STATUS__GENERIC0_INT_STATUS__SHIFT 0x1f #define CP_ME2_PIPE0_INT_STATUS__CMP_QUERY_STATUS_INT_STATUS_MASK 0x1000 #define CP_ME2_PIPE0_INT_STATUS__CMP_QUERY_STATUS_INT_STATUS__SHIFT 0xc #define CP_ME2_PIPE0_INT_STATUS__DEQUEUE_REQUEST_INT_STATUS_MASK 0x2000 #define CP_ME2_PIPE0_INT_STATUS__DEQUEUE_REQUEST_INT_STATUS__SHIFT 0xd #define CP_ME2_PIPE0_INT_STATUS__CP_ECC_ERROR_INT_STATUS_MASK 0x4000 #define CP_ME2_PIPE0_INT_STATUS__CP_ECC_ERROR_INT_STATUS__SHIFT 0xe #define CP_ME2_PIPE0_INT_STATUS__SUA_VIOLATION_INT_STATUS_MASK 0x8000 #define CP_ME2_PIPE0_INT_STATUS__SUA_VIOLATION_INT_STATUS__SHIFT 0xf #define CP_ME2_PIPE0_INT_STATUS__WRM_POLL_TIMEOUT_INT_STATUS_MASK 0x20000 #define CP_ME2_PIPE0_INT_STATUS__WRM_POLL_TIMEOUT_INT_STATUS__SHIFT 0x11 #define CP_ME2_PIPE0_INT_STATUS__PRIV_REG_INT_STATUS_MASK 0x800000 #define CP_ME2_PIPE0_INT_STATUS__PRIV_REG_INT_STATUS__SHIFT 0x17 #define CP_ME2_PIPE0_INT_STATUS__OPCODE_ERROR_INT_STATUS_MASK 0x1000000 #define CP_ME2_PIPE0_INT_STATUS__OPCODE_ERROR_INT_STATUS__SHIFT 0x18 #define CP_ME2_PIPE0_INT_STATUS__TIME_STAMP_INT_STATUS_MASK 0x4000000 #define CP_ME2_PIPE0_INT_STATUS__TIME_STAMP_INT_STATUS__SHIFT 0x1a #define CP_ME2_PIPE0_INT_STATUS__RESERVED_BIT_ERROR_INT_STATUS_MASK 0x8000000 #define CP_ME2_PIPE0_INT_STATUS__RESERVED_BIT_ERROR_INT_STATUS__SHIFT 0x1b #define CP_ME2_PIPE0_INT_STATUS__GENERIC2_INT_STATUS_MASK 0x20000000 #define CP_ME2_PIPE0_INT_STATUS__GENERIC2_INT_STATUS__SHIFT 0x1d #define CP_ME2_PIPE0_INT_STATUS__GENERIC1_INT_STATUS_MASK 0x40000000 #define CP_ME2_PIPE0_INT_STATUS__GENERIC1_INT_STATUS__SHIFT 0x1e #define CP_ME2_PIPE0_INT_STATUS__GENERIC0_INT_STATUS_MASK 0x80000000 #define CP_ME2_PIPE0_INT_STATUS__GENERIC0_INT_STATUS__SHIFT 0x1f #define CP_ME2_PIPE1_INT_STATUS__CMP_QUERY_STATUS_INT_STATUS_MASK 0x1000 #define CP_ME2_PIPE1_INT_STATUS__CMP_QUERY_STATUS_INT_STATUS__SHIFT 0xc #define CP_ME2_PIPE1_INT_STATUS__DEQUEUE_REQUEST_INT_STATUS_MASK 0x2000 #define CP_ME2_PIPE1_INT_STATUS__DEQUEUE_REQUEST_INT_STATUS__SHIFT 0xd #define CP_ME2_PIPE1_INT_STATUS__CP_ECC_ERROR_INT_STATUS_MASK 0x4000 #define CP_ME2_PIPE1_INT_STATUS__CP_ECC_ERROR_INT_STATUS__SHIFT 0xe #define CP_ME2_PIPE1_INT_STATUS__SUA_VIOLATION_INT_STATUS_MASK 0x8000 #define CP_ME2_PIPE1_INT_STATUS__SUA_VIOLATION_INT_STATUS__SHIFT 0xf #define CP_ME2_PIPE1_INT_STATUS__WRM_POLL_TIMEOUT_INT_STATUS_MASK 0x20000 #define CP_ME2_PIPE1_INT_STATUS__WRM_POLL_TIMEOUT_INT_STATUS__SHIFT 0x11 #define CP_ME2_PIPE1_INT_STATUS__PRIV_REG_INT_STATUS_MASK 0x800000 #define CP_ME2_PIPE1_INT_STATUS__PRIV_REG_INT_STATUS__SHIFT 0x17 #define CP_ME2_PIPE1_INT_STATUS__OPCODE_ERROR_INT_STATUS_MASK 0x1000000 #define CP_ME2_PIPE1_INT_STATUS__OPCODE_ERROR_INT_STATUS__SHIFT 0x18 #define CP_ME2_PIPE1_INT_STATUS__TIME_STAMP_INT_STATUS_MASK 0x4000000 #define CP_ME2_PIPE1_INT_STATUS__TIME_STAMP_INT_STATUS__SHIFT 0x1a #define CP_ME2_PIPE1_INT_STATUS__RESERVED_BIT_ERROR_INT_STATUS_MASK 0x8000000 #define CP_ME2_PIPE1_INT_STATUS__RESERVED_BIT_ERROR_INT_STATUS__SHIFT 0x1b #define CP_ME2_PIPE1_INT_STATUS__GENERIC2_INT_STATUS_MASK 0x20000000 #define CP_ME2_PIPE1_INT_STATUS__GENERIC2_INT_STATUS__SHIFT 0x1d #define CP_ME2_PIPE1_INT_STATUS__GENERIC1_INT_STATUS_MASK 0x40000000 #define CP_ME2_PIPE1_INT_STATUS__GENERIC1_INT_STATUS__SHIFT 0x1e #define CP_ME2_PIPE1_INT_STATUS__GENERIC0_INT_STATUS_MASK 0x80000000 #define CP_ME2_PIPE1_INT_STATUS__GENERIC0_INT_STATUS__SHIFT 0x1f #define CP_ME2_PIPE2_INT_STATUS__CMP_QUERY_STATUS_INT_STATUS_MASK 0x1000 #define CP_ME2_PIPE2_INT_STATUS__CMP_QUERY_STATUS_INT_STATUS__SHIFT 0xc #define CP_ME2_PIPE2_INT_STATUS__DEQUEUE_REQUEST_INT_STATUS_MASK 0x2000 #define CP_ME2_PIPE2_INT_STATUS__DEQUEUE_REQUEST_INT_STATUS__SHIFT 0xd #define CP_ME2_PIPE2_INT_STATUS__CP_ECC_ERROR_INT_STATUS_MASK 0x4000 #define CP_ME2_PIPE2_INT_STATUS__CP_ECC_ERROR_INT_STATUS__SHIFT 0xe #define CP_ME2_PIPE2_INT_STATUS__SUA_VIOLATION_INT_STATUS_MASK 0x8000 #define CP_ME2_PIPE2_INT_STATUS__SUA_VIOLATION_INT_STATUS__SHIFT 0xf #define CP_ME2_PIPE2_INT_STATUS__WRM_POLL_TIMEOUT_INT_STATUS_MASK 0x20000 #define CP_ME2_PIPE2_INT_STATUS__WRM_POLL_TIMEOUT_INT_STATUS__SHIFT 0x11 #define CP_ME2_PIPE2_INT_STATUS__PRIV_REG_INT_STATUS_MASK 0x800000 #define CP_ME2_PIPE2_INT_STATUS__PRIV_REG_INT_STATUS__SHIFT 0x17 #define CP_ME2_PIPE2_INT_STATUS__OPCODE_ERROR_INT_STATUS_MASK 0x1000000 #define CP_ME2_PIPE2_INT_STATUS__OPCODE_ERROR_INT_STATUS__SHIFT 0x18 #define CP_ME2_PIPE2_INT_STATUS__TIME_STAMP_INT_STATUS_MASK 0x4000000 #define CP_ME2_PIPE2_INT_STATUS__TIME_STAMP_INT_STATUS__SHIFT 0x1a #define CP_ME2_PIPE2_INT_STATUS__RESERVED_BIT_ERROR_INT_STATUS_MASK 0x8000000 #define CP_ME2_PIPE2_INT_STATUS__RESERVED_BIT_ERROR_INT_STATUS__SHIFT 0x1b #define CP_ME2_PIPE2_INT_STATUS__GENERIC2_INT_STATUS_MASK 0x20000000 #define CP_ME2_PIPE2_INT_STATUS__GENERIC2_INT_STATUS__SHIFT 0x1d #define CP_ME2_PIPE2_INT_STATUS__GENERIC1_INT_STATUS_MASK 0x40000000 #define CP_ME2_PIPE2_INT_STATUS__GENERIC1_INT_STATUS__SHIFT 0x1e #define CP_ME2_PIPE2_INT_STATUS__GENERIC0_INT_STATUS_MASK 0x80000000 #define CP_ME2_PIPE2_INT_STATUS__GENERIC0_INT_STATUS__SHIFT 0x1f #define CP_ME2_PIPE3_INT_STATUS__CMP_QUERY_STATUS_INT_STATUS_MASK 0x1000 #define CP_ME2_PIPE3_INT_STATUS__CMP_QUERY_STATUS_INT_STATUS__SHIFT 0xc #define CP_ME2_PIPE3_INT_STATUS__DEQUEUE_REQUEST_INT_STATUS_MASK 0x2000 #define CP_ME2_PIPE3_INT_STATUS__DEQUEUE_REQUEST_INT_STATUS__SHIFT 0xd #define CP_ME2_PIPE3_INT_STATUS__CP_ECC_ERROR_INT_STATUS_MASK 0x4000 #define CP_ME2_PIPE3_INT_STATUS__CP_ECC_ERROR_INT_STATUS__SHIFT 0xe #define CP_ME2_PIPE3_INT_STATUS__SUA_VIOLATION_INT_STATUS_MASK 0x8000 #define CP_ME2_PIPE3_INT_STATUS__SUA_VIOLATION_INT_STATUS__SHIFT 0xf #define CP_ME2_PIPE3_INT_STATUS__WRM_POLL_TIMEOUT_INT_STATUS_MASK 0x20000 #define CP_ME2_PIPE3_INT_STATUS__WRM_POLL_TIMEOUT_INT_STATUS__SHIFT 0x11 #define CP_ME2_PIPE3_INT_STATUS__PRIV_REG_INT_STATUS_MASK 0x800000 #define CP_ME2_PIPE3_INT_STATUS__PRIV_REG_INT_STATUS__SHIFT 0x17 #define CP_ME2_PIPE3_INT_STATUS__OPCODE_ERROR_INT_STATUS_MASK 0x1000000 #define CP_ME2_PIPE3_INT_STATUS__OPCODE_ERROR_INT_STATUS__SHIFT 0x18 #define CP_ME2_PIPE3_INT_STATUS__TIME_STAMP_INT_STATUS_MASK 0x4000000 #define CP_ME2_PIPE3_INT_STATUS__TIME_STAMP_INT_STATUS__SHIFT 0x1a #define CP_ME2_PIPE3_INT_STATUS__RESERVED_BIT_ERROR_INT_STATUS_MASK 0x8000000 #define CP_ME2_PIPE3_INT_STATUS__RESERVED_BIT_ERROR_INT_STATUS__SHIFT 0x1b #define CP_ME2_PIPE3_INT_STATUS__GENERIC2_INT_STATUS_MASK 0x20000000 #define CP_ME2_PIPE3_INT_STATUS__GENERIC2_INT_STATUS__SHIFT 0x1d #define CP_ME2_PIPE3_INT_STATUS__GENERIC1_INT_STATUS_MASK 0x40000000 #define CP_ME2_PIPE3_INT_STATUS__GENERIC1_INT_STATUS__SHIFT 0x1e #define CP_ME2_PIPE3_INT_STATUS__GENERIC0_INT_STATUS_MASK 0x80000000 #define CP_ME2_PIPE3_INT_STATUS__GENERIC0_INT_STATUS__SHIFT 0x1f #define CP_ME1_INT_STAT_DEBUG__CMP_QUERY_STATUS_INT_ASSERTED_MASK 0x1000 #define CP_ME1_INT_STAT_DEBUG__CMP_QUERY_STATUS_INT_ASSERTED__SHIFT 0xc #define CP_ME1_INT_STAT_DEBUG__DEQUEUE_REQUEST_INT_ASSERTED_MASK 0x2000 #define CP_ME1_INT_STAT_DEBUG__DEQUEUE_REQUEST_INT_ASSERTED__SHIFT 0xd #define CP_ME1_INT_STAT_DEBUG__CP_ECC_ERROR_INT_ASSERTED_MASK 0x4000 #define CP_ME1_INT_STAT_DEBUG__CP_ECC_ERROR_INT_ASSERTED__SHIFT 0xe #define CP_ME1_INT_STAT_DEBUG__SUA_VIOLATION_INT_STATUS_MASK 0x8000 #define CP_ME1_INT_STAT_DEBUG__SUA_VIOLATION_INT_STATUS__SHIFT 0xf #define CP_ME1_INT_STAT_DEBUG__WRM_POLL_TIMEOUT_INT_ASSERTED_MASK 0x20000 #define CP_ME1_INT_STAT_DEBUG__WRM_POLL_TIMEOUT_INT_ASSERTED__SHIFT 0x11 #define CP_ME1_INT_STAT_DEBUG__PRIV_REG_INT_ASSERTED_MASK 0x800000 #define CP_ME1_INT_STAT_DEBUG__PRIV_REG_INT_ASSERTED__SHIFT 0x17 #define CP_ME1_INT_STAT_DEBUG__OPCODE_ERROR_INT_ASSERTED_MASK 0x1000000 #define CP_ME1_INT_STAT_DEBUG__OPCODE_ERROR_INT_ASSERTED__SHIFT 0x18 #define CP_ME1_INT_STAT_DEBUG__TIME_STAMP_INT_ASSERTED_MASK 0x4000000 #define CP_ME1_INT_STAT_DEBUG__TIME_STAMP_INT_ASSERTED__SHIFT 0x1a #define CP_ME1_INT_STAT_DEBUG__RESERVED_BIT_ERROR_INT_ASSERTED_MASK 0x8000000 #define CP_ME1_INT_STAT_DEBUG__RESERVED_BIT_ERROR_INT_ASSERTED__SHIFT 0x1b #define CP_ME1_INT_STAT_DEBUG__GENERIC2_INT_ASSERTED_MASK 0x20000000 #define CP_ME1_INT_STAT_DEBUG__GENERIC2_INT_ASSERTED__SHIFT 0x1d #define CP_ME1_INT_STAT_DEBUG__GENERIC1_INT_ASSERTED_MASK 0x40000000 #define CP_ME1_INT_STAT_DEBUG__GENERIC1_INT_ASSERTED__SHIFT 0x1e #define CP_ME1_INT_STAT_DEBUG__GENERIC0_INT_ASSERTED_MASK 0x80000000 #define CP_ME1_INT_STAT_DEBUG__GENERIC0_INT_ASSERTED__SHIFT 0x1f #define CP_ME2_INT_STAT_DEBUG__CMP_QUERY_STATUS_INT_ASSERTED_MASK 0x1000 #define CP_ME2_INT_STAT_DEBUG__CMP_QUERY_STATUS_INT_ASSERTED__SHIFT 0xc #define CP_ME2_INT_STAT_DEBUG__DEQUEUE_REQUEST_INT_ASSERTED_MASK 0x2000 #define CP_ME2_INT_STAT_DEBUG__DEQUEUE_REQUEST_INT_ASSERTED__SHIFT 0xd #define CP_ME2_INT_STAT_DEBUG__CP_ECC_ERROR_INT_ASSERTED_MASK 0x4000 #define CP_ME2_INT_STAT_DEBUG__CP_ECC_ERROR_INT_ASSERTED__SHIFT 0xe #define CP_ME2_INT_STAT_DEBUG__SUA_VIOLATION_INT_STATUS_MASK 0x8000 #define CP_ME2_INT_STAT_DEBUG__SUA_VIOLATION_INT_STATUS__SHIFT 0xf #define CP_ME2_INT_STAT_DEBUG__WRM_POLL_TIMEOUT_INT_ASSERTED_MASK 0x20000 #define CP_ME2_INT_STAT_DEBUG__WRM_POLL_TIMEOUT_INT_ASSERTED__SHIFT 0x11 #define CP_ME2_INT_STAT_DEBUG__PRIV_REG_INT_ASSERTED_MASK 0x800000 #define CP_ME2_INT_STAT_DEBUG__PRIV_REG_INT_ASSERTED__SHIFT 0x17 #define CP_ME2_INT_STAT_DEBUG__OPCODE_ERROR_INT_ASSERTED_MASK 0x1000000 #define CP_ME2_INT_STAT_DEBUG__OPCODE_ERROR_INT_ASSERTED__SHIFT 0x18 #define CP_ME2_INT_STAT_DEBUG__TIME_STAMP_INT_ASSERTED_MASK 0x4000000 #define CP_ME2_INT_STAT_DEBUG__TIME_STAMP_INT_ASSERTED__SHIFT 0x1a #define CP_ME2_INT_STAT_DEBUG__RESERVED_BIT_ERROR_INT_ASSERTED_MASK 0x8000000 #define CP_ME2_INT_STAT_DEBUG__RESERVED_BIT_ERROR_INT_ASSERTED__SHIFT 0x1b #define CP_ME2_INT_STAT_DEBUG__GENERIC2_INT_ASSERTED_MASK 0x20000000 #define CP_ME2_INT_STAT_DEBUG__GENERIC2_INT_ASSERTED__SHIFT 0x1d #define CP_ME2_INT_STAT_DEBUG__GENERIC1_INT_ASSERTED_MASK 0x40000000 #define CP_ME2_INT_STAT_DEBUG__GENERIC1_INT_ASSERTED__SHIFT 0x1e #define CP_ME2_INT_STAT_DEBUG__GENERIC0_INT_ASSERTED_MASK 0x80000000 #define CP_ME2_INT_STAT_DEBUG__GENERIC0_INT_ASSERTED__SHIFT 0x1f #define CP_ME1_PIPE_PRIORITY_CNTS__PRIORITY1_CNT_MASK 0xff #define CP_ME1_PIPE_PRIORITY_CNTS__PRIORITY1_CNT__SHIFT 0x0 #define CP_ME1_PIPE_PRIORITY_CNTS__PRIORITY2A_CNT_MASK 0xff00 #define CP_ME1_PIPE_PRIORITY_CNTS__PRIORITY2A_CNT__SHIFT 0x8 #define CP_ME1_PIPE_PRIORITY_CNTS__PRIORITY2B_CNT_MASK 0xff0000 #define CP_ME1_PIPE_PRIORITY_CNTS__PRIORITY2B_CNT__SHIFT 0x10 #define CP_ME1_PIPE_PRIORITY_CNTS__PRIORITY3_CNT_MASK 0xff000000 #define CP_ME1_PIPE_PRIORITY_CNTS__PRIORITY3_CNT__SHIFT 0x18 #define CP_ME1_PIPE0_PRIORITY__PRIORITY_MASK 0x3 #define CP_ME1_PIPE0_PRIORITY__PRIORITY__SHIFT 0x0 #define CP_ME1_PIPE1_PRIORITY__PRIORITY_MASK 0x3 #define CP_ME1_PIPE1_PRIORITY__PRIORITY__SHIFT 0x0 #define CP_ME1_PIPE2_PRIORITY__PRIORITY_MASK 0x3 #define CP_ME1_PIPE2_PRIORITY__PRIORITY__SHIFT 0x0 #define CP_ME1_PIPE3_PRIORITY__PRIORITY_MASK 0x3 #define CP_ME1_PIPE3_PRIORITY__PRIORITY__SHIFT 0x0 #define CP_ME2_PIPE_PRIORITY_CNTS__PRIORITY1_CNT_MASK 0xff #define CP_ME2_PIPE_PRIORITY_CNTS__PRIORITY1_CNT__SHIFT 0x0 #define CP_ME2_PIPE_PRIORITY_CNTS__PRIORITY2A_CNT_MASK 0xff00 #define CP_ME2_PIPE_PRIORITY_CNTS__PRIORITY2A_CNT__SHIFT 0x8 #define CP_ME2_PIPE_PRIORITY_CNTS__PRIORITY2B_CNT_MASK 0xff0000 #define CP_ME2_PIPE_PRIORITY_CNTS__PRIORITY2B_CNT__SHIFT 0x10 #define CP_ME2_PIPE_PRIORITY_CNTS__PRIORITY3_CNT_MASK 0xff000000 #define CP_ME2_PIPE_PRIORITY_CNTS__PRIORITY3_CNT__SHIFT 0x18 #define CP_ME2_PIPE0_PRIORITY__PRIORITY_MASK 0x3 #define CP_ME2_PIPE0_PRIORITY__PRIORITY__SHIFT 0x0 #define CP_ME2_PIPE1_PRIORITY__PRIORITY_MASK 0x3 #define CP_ME2_PIPE1_PRIORITY__PRIORITY__SHIFT 0x0 #define CP_ME2_PIPE2_PRIORITY__PRIORITY_MASK 0x3 #define CP_ME2_PIPE2_PRIORITY__PRIORITY__SHIFT 0x0 #define CP_ME2_PIPE3_PRIORITY__PRIORITY_MASK 0x3 #define CP_ME2_PIPE3_PRIORITY__PRIORITY__SHIFT 0x0 #define CP_CE_PRGRM_CNTR_START__IP_START_MASK 0x7ff #define CP_CE_PRGRM_CNTR_START__IP_START__SHIFT 0x0 #define CP_PFP_PRGRM_CNTR_START__IP_START_MASK 0xfff #define CP_PFP_PRGRM_CNTR_START__IP_START__SHIFT 0x0 #define CP_ME_PRGRM_CNTR_START__IP_START_MASK 0xfff #define CP_ME_PRGRM_CNTR_START__IP_START__SHIFT 0x0 #define CP_MEC1_PRGRM_CNTR_START__IP_START_MASK 0xffff #define CP_MEC1_PRGRM_CNTR_START__IP_START__SHIFT 0x0 #define CP_MEC2_PRGRM_CNTR_START__IP_START_MASK 0xffff #define CP_MEC2_PRGRM_CNTR_START__IP_START__SHIFT 0x0 #define CP_CE_INTR_ROUTINE_START__IR_START_MASK 0x7ff #define CP_CE_INTR_ROUTINE_START__IR_START__SHIFT 0x0 #define CP_PFP_INTR_ROUTINE_START__IR_START_MASK 0xfff #define CP_PFP_INTR_ROUTINE_START__IR_START__SHIFT 0x0 #define CP_ME_INTR_ROUTINE_START__IR_START_MASK 0xfff #define CP_ME_INTR_ROUTINE_START__IR_START__SHIFT 0x0 #define CP_MEC1_INTR_ROUTINE_START__IR_START_MASK 0xffff #define CP_MEC1_INTR_ROUTINE_START__IR_START__SHIFT 0x0 #define CP_MEC2_INTR_ROUTINE_START__IR_START_MASK 0xffff #define CP_MEC2_INTR_ROUTINE_START__IR_START__SHIFT 0x0 #define CP_CONTEXT_CNTL__ME0PIPE0_MAX_WD_CNTX_MASK 0x7 #define CP_CONTEXT_CNTL__ME0PIPE0_MAX_WD_CNTX__SHIFT 0x0 #define CP_CONTEXT_CNTL__ME0PIPE0_MAX_PIPE_CNTX_MASK 0x70 #define CP_CONTEXT_CNTL__ME0PIPE0_MAX_PIPE_CNTX__SHIFT 0x4 #define CP_CONTEXT_CNTL__ME0PIPE1_MAX_WD_CNTX_MASK 0x70000 #define CP_CONTEXT_CNTL__ME0PIPE1_MAX_WD_CNTX__SHIFT 0x10 #define CP_CONTEXT_CNTL__ME0PIPE1_MAX_PIPE_CNTX_MASK 0x700000 #define CP_CONTEXT_CNTL__ME0PIPE1_MAX_PIPE_CNTX__SHIFT 0x14 #define CP_MAX_CONTEXT__MAX_CONTEXT_MASK 0x7 #define CP_MAX_CONTEXT__MAX_CONTEXT__SHIFT 0x0 #define CP_IQ_WAIT_TIME1__IB_OFFLOAD_MASK 0xff #define CP_IQ_WAIT_TIME1__IB_OFFLOAD__SHIFT 0x0 #define CP_IQ_WAIT_TIME1__ATOMIC_OFFLOAD_MASK 0xff00 #define CP_IQ_WAIT_TIME1__ATOMIC_OFFLOAD__SHIFT 0x8 #define CP_IQ_WAIT_TIME1__WRM_OFFLOAD_MASK 0xff0000 #define CP_IQ_WAIT_TIME1__WRM_OFFLOAD__SHIFT 0x10 #define CP_IQ_WAIT_TIME1__GWS_MASK 0xff000000 #define CP_IQ_WAIT_TIME1__GWS__SHIFT 0x18 #define CP_IQ_WAIT_TIME2__QUE_SLEEP_MASK 0xff #define CP_IQ_WAIT_TIME2__QUE_SLEEP__SHIFT 0x0 #define CP_IQ_WAIT_TIME2__SCH_WAVE_MASK 0xff00 #define CP_IQ_WAIT_TIME2__SCH_WAVE__SHIFT 0x8 #define CP_IQ_WAIT_TIME2__SEM_REARM_MASK 0xff0000 #define CP_IQ_WAIT_TIME2__SEM_REARM__SHIFT 0x10 #define CP_IQ_WAIT_TIME2__DEQ_RETRY_MASK 0xff000000 #define CP_IQ_WAIT_TIME2__DEQ_RETRY__SHIFT 0x18 #define CP_VMID_RESET__RESET_REQUEST_MASK 0xffff #define CP_VMID_RESET__RESET_REQUEST__SHIFT 0x0 #define CP_VMID_RESET__RESET_STATUS_MASK 0xffff0000 #define CP_VMID_RESET__RESET_STATUS__SHIFT 0x10 #define CP_VMID_PREEMPT__PREEMPT_REQUEST_MASK 0xffff #define CP_VMID_PREEMPT__PREEMPT_REQUEST__SHIFT 0x0 #define CP_VMID_PREEMPT__VIRT_COMMAND_MASK 0xf0000 #define CP_VMID_PREEMPT__VIRT_COMMAND__SHIFT 0x10 #define CP_VMID_STATUS__PREEMPT_DE_STATUS_MASK 0xffff #define CP_VMID_STATUS__PREEMPT_DE_STATUS__SHIFT 0x0 #define CP_VMID_STATUS__PREEMPT_CE_STATUS_MASK 0xffff0000 #define CP_VMID_STATUS__PREEMPT_CE_STATUS__SHIFT 0x10 #define CPC_INT_CNTX_ID__CNTX_ID_MASK 0xfffffff #define CPC_INT_CNTX_ID__CNTX_ID__SHIFT 0x0 #define CPC_INT_CNTX_ID__QUEUE_ID_MASK 0x70000000 #define CPC_INT_CNTX_ID__QUEUE_ID__SHIFT 0x1c #define CP_PQ_STATUS__DOORBELL_UPDATED_MASK 0x1 #define CP_PQ_STATUS__DOORBELL_UPDATED__SHIFT 0x0 #define CP_PQ_STATUS__DOORBELL_ENABLE_MASK 0x2 #define CP_PQ_STATUS__DOORBELL_ENABLE__SHIFT 0x1 #define CP_CPC_IC_BASE_LO__IC_BASE_LO_MASK 0xfffff000 #define CP_CPC_IC_BASE_LO__IC_BASE_LO__SHIFT 0xc #define CP_CPC_IC_BASE_HI__IC_BASE_HI_MASK 0xffff #define CP_CPC_IC_BASE_HI__IC_BASE_HI__SHIFT 0x0 #define CP_CPC_IC_BASE_CNTL__VMID_MASK 0xf #define CP_CPC_IC_BASE_CNTL__VMID__SHIFT 0x0 #define CP_CPC_IC_BASE_CNTL__ATC_MASK 0x800000 #define CP_CPC_IC_BASE_CNTL__ATC__SHIFT 0x17 #define CP_CPC_IC_BASE_CNTL__CACHE_POLICY_MASK 0x1000000 #define CP_CPC_IC_BASE_CNTL__CACHE_POLICY__SHIFT 0x18 #define CP_CPC_IC_BASE_CNTL__MTYPE_MASK 0x18000000 #define CP_CPC_IC_BASE_CNTL__MTYPE__SHIFT 0x1b #define CP_CPC_IC_OP_CNTL__INVALIDATE_CACHE_MASK 0x1 #define CP_CPC_IC_OP_CNTL__INVALIDATE_CACHE__SHIFT 0x0 #define CP_CPC_IC_OP_CNTL__PRIME_ICACHE_MASK 0x10 #define CP_CPC_IC_OP_CNTL__PRIME_ICACHE__SHIFT 0x4 #define CP_CPC_IC_OP_CNTL__ICACHE_PRIMED_MASK 0x20 #define CP_CPC_IC_OP_CNTL__ICACHE_PRIMED__SHIFT 0x5 #define CP_CPC_STATUS__MEC1_BUSY_MASK 0x1 #define CP_CPC_STATUS__MEC1_BUSY__SHIFT 0x0 #define CP_CPC_STATUS__MEC2_BUSY_MASK 0x2 #define CP_CPC_STATUS__MEC2_BUSY__SHIFT 0x1 #define CP_CPC_STATUS__DC0_BUSY_MASK 0x4 #define CP_CPC_STATUS__DC0_BUSY__SHIFT 0x2 #define CP_CPC_STATUS__DC1_BUSY_MASK 0x8 #define CP_CPC_STATUS__DC1_BUSY__SHIFT 0x3 #define CP_CPC_STATUS__RCIU1_BUSY_MASK 0x10 #define CP_CPC_STATUS__RCIU1_BUSY__SHIFT 0x4 #define CP_CPC_STATUS__RCIU2_BUSY_MASK 0x20 #define CP_CPC_STATUS__RCIU2_BUSY__SHIFT 0x5 #define CP_CPC_STATUS__ROQ1_BUSY_MASK 0x40 #define CP_CPC_STATUS__ROQ1_BUSY__SHIFT 0x6 #define CP_CPC_STATUS__ROQ2_BUSY_MASK 0x80 #define CP_CPC_STATUS__ROQ2_BUSY__SHIFT 0x7 #define CP_CPC_STATUS__TCIU_BUSY_MASK 0x400 #define CP_CPC_STATUS__TCIU_BUSY__SHIFT 0xa #define CP_CPC_STATUS__SCRATCH_RAM_BUSY_MASK 0x800 #define CP_CPC_STATUS__SCRATCH_RAM_BUSY__SHIFT 0xb #define CP_CPC_STATUS__QU_BUSY_MASK 0x1000 #define CP_CPC_STATUS__QU_BUSY__SHIFT 0xc #define CP_CPC_STATUS__ATCL2IU_BUSY_MASK 0x2000 #define CP_CPC_STATUS__ATCL2IU_BUSY__SHIFT 0xd #define CP_CPC_STATUS__CPG_CPC_BUSY_MASK 0x20000000 #define CP_CPC_STATUS__CPG_CPC_BUSY__SHIFT 0x1d #define CP_CPC_STATUS__CPF_CPC_BUSY_MASK 0x40000000 #define CP_CPC_STATUS__CPF_CPC_BUSY__SHIFT 0x1e #define CP_CPC_STATUS__CPC_BUSY_MASK 0x80000000 #define CP_CPC_STATUS__CPC_BUSY__SHIFT 0x1f #define CP_CPC_BUSY_STAT__MEC1_LOAD_BUSY_MASK 0x1 #define CP_CPC_BUSY_STAT__MEC1_LOAD_BUSY__SHIFT 0x0 #define CP_CPC_BUSY_STAT__MEC1_SEMAPOHRE_BUSY_MASK 0x2 #define CP_CPC_BUSY_STAT__MEC1_SEMAPOHRE_BUSY__SHIFT 0x1 #define CP_CPC_BUSY_STAT__MEC1_MUTEX_BUSY_MASK 0x4 #define CP_CPC_BUSY_STAT__MEC1_MUTEX_BUSY__SHIFT 0x2 #define CP_CPC_BUSY_STAT__MEC1_MESSAGE_BUSY_MASK 0x8 #define CP_CPC_BUSY_STAT__MEC1_MESSAGE_BUSY__SHIFT 0x3 #define CP_CPC_BUSY_STAT__MEC1_EOP_QUEUE_BUSY_MASK 0x10 #define CP_CPC_BUSY_STAT__MEC1_EOP_QUEUE_BUSY__SHIFT 0x4 #define CP_CPC_BUSY_STAT__MEC1_IQ_QUEUE_BUSY_MASK 0x20 #define CP_CPC_BUSY_STAT__MEC1_IQ_QUEUE_BUSY__SHIFT 0x5 #define CP_CPC_BUSY_STAT__MEC1_IB_QUEUE_BUSY_MASK 0x40 #define CP_CPC_BUSY_STAT__MEC1_IB_QUEUE_BUSY__SHIFT 0x6 #define CP_CPC_BUSY_STAT__MEC1_TC_BUSY_MASK 0x80 #define CP_CPC_BUSY_STAT__MEC1_TC_BUSY__SHIFT 0x7 #define CP_CPC_BUSY_STAT__MEC1_DMA_BUSY_MASK 0x100 #define CP_CPC_BUSY_STAT__MEC1_DMA_BUSY__SHIFT 0x8 #define CP_CPC_BUSY_STAT__MEC1_PARTIAL_FLUSH_BUSY_MASK 0x200 #define CP_CPC_BUSY_STAT__MEC1_PARTIAL_FLUSH_BUSY__SHIFT 0x9 #define CP_CPC_BUSY_STAT__MEC1_PIPE0_BUSY_MASK 0x400 #define CP_CPC_BUSY_STAT__MEC1_PIPE0_BUSY__SHIFT 0xa #define CP_CPC_BUSY_STAT__MEC1_PIPE1_BUSY_MASK 0x800 #define CP_CPC_BUSY_STAT__MEC1_PIPE1_BUSY__SHIFT 0xb #define CP_CPC_BUSY_STAT__MEC1_PIPE2_BUSY_MASK 0x1000 #define CP_CPC_BUSY_STAT__MEC1_PIPE2_BUSY__SHIFT 0xc #define CP_CPC_BUSY_STAT__MEC1_PIPE3_BUSY_MASK 0x2000 #define CP_CPC_BUSY_STAT__MEC1_PIPE3_BUSY__SHIFT 0xd #define CP_CPC_BUSY_STAT__MEC2_LOAD_BUSY_MASK 0x10000 #define CP_CPC_BUSY_STAT__MEC2_LOAD_BUSY__SHIFT 0x10 #define CP_CPC_BUSY_STAT__MEC2_SEMAPOHRE_BUSY_MASK 0x20000 #define CP_CPC_BUSY_STAT__MEC2_SEMAPOHRE_BUSY__SHIFT 0x11 #define CP_CPC_BUSY_STAT__MEC2_MUTEX_BUSY_MASK 0x40000 #define CP_CPC_BUSY_STAT__MEC2_MUTEX_BUSY__SHIFT 0x12 #define CP_CPC_BUSY_STAT__MEC2_MESSAGE_BUSY_MASK 0x80000 #define CP_CPC_BUSY_STAT__MEC2_MESSAGE_BUSY__SHIFT 0x13 #define CP_CPC_BUSY_STAT__MEC2_EOP_QUEUE_BUSY_MASK 0x100000 #define CP_CPC_BUSY_STAT__MEC2_EOP_QUEUE_BUSY__SHIFT 0x14 #define CP_CPC_BUSY_STAT__MEC2_IQ_QUEUE_BUSY_MASK 0x200000 #define CP_CPC_BUSY_STAT__MEC2_IQ_QUEUE_BUSY__SHIFT 0x15 #define CP_CPC_BUSY_STAT__MEC2_IB_QUEUE_BUSY_MASK 0x400000 #define CP_CPC_BUSY_STAT__MEC2_IB_QUEUE_BUSY__SHIFT 0x16 #define CP_CPC_BUSY_STAT__MEC2_TC_BUSY_MASK 0x800000 #define CP_CPC_BUSY_STAT__MEC2_TC_BUSY__SHIFT 0x17 #define CP_CPC_BUSY_STAT__MEC2_DMA_BUSY_MASK 0x1000000 #define CP_CPC_BUSY_STAT__MEC2_DMA_BUSY__SHIFT 0x18 #define CP_CPC_BUSY_STAT__MEC2_PARTIAL_FLUSH_BUSY_MASK 0x2000000 #define CP_CPC_BUSY_STAT__MEC2_PARTIAL_FLUSH_BUSY__SHIFT 0x19 #define CP_CPC_BUSY_STAT__MEC2_PIPE0_BUSY_MASK 0x4000000 #define CP_CPC_BUSY_STAT__MEC2_PIPE0_BUSY__SHIFT 0x1a #define CP_CPC_BUSY_STAT__MEC2_PIPE1_BUSY_MASK 0x8000000 #define CP_CPC_BUSY_STAT__MEC2_PIPE1_BUSY__SHIFT 0x1b #define CP_CPC_BUSY_STAT__MEC2_PIPE2_BUSY_MASK 0x10000000 #define CP_CPC_BUSY_STAT__MEC2_PIPE2_BUSY__SHIFT 0x1c #define CP_CPC_BUSY_STAT__MEC2_PIPE3_BUSY_MASK 0x20000000 #define CP_CPC_BUSY_STAT__MEC2_PIPE3_BUSY__SHIFT 0x1d #define CP_CPC_STALLED_STAT1__RCIU_TX_FREE_STALL_MASK 0x8 #define CP_CPC_STALLED_STAT1__RCIU_TX_FREE_STALL__SHIFT 0x3 #define CP_CPC_STALLED_STAT1__RCIU_PRIV_VIOLATION_MASK 0x10 #define CP_CPC_STALLED_STAT1__RCIU_PRIV_VIOLATION__SHIFT 0x4 #define CP_CPC_STALLED_STAT1__TCIU_TX_FREE_STALL_MASK 0x40 #define CP_CPC_STALLED_STAT1__TCIU_TX_FREE_STALL__SHIFT 0x6 #define CP_CPC_STALLED_STAT1__MEC1_DECODING_PACKET_MASK 0x100 #define CP_CPC_STALLED_STAT1__MEC1_DECODING_PACKET__SHIFT 0x8 #define CP_CPC_STALLED_STAT1__MEC1_WAIT_ON_RCIU_MASK 0x200 #define CP_CPC_STALLED_STAT1__MEC1_WAIT_ON_RCIU__SHIFT 0x9 #define CP_CPC_STALLED_STAT1__MEC1_WAIT_ON_RCIU_READ_MASK 0x400 #define CP_CPC_STALLED_STAT1__MEC1_WAIT_ON_RCIU_READ__SHIFT 0xa #define CP_CPC_STALLED_STAT1__MEC1_WAIT_ON_ROQ_DATA_MASK 0x2000 #define CP_CPC_STALLED_STAT1__MEC1_WAIT_ON_ROQ_DATA__SHIFT 0xd #define CP_CPC_STALLED_STAT1__MEC2_DECODING_PACKET_MASK 0x10000 #define CP_CPC_STALLED_STAT1__MEC2_DECODING_PACKET__SHIFT 0x10 #define CP_CPC_STALLED_STAT1__MEC2_WAIT_ON_RCIU_MASK 0x20000 #define CP_CPC_STALLED_STAT1__MEC2_WAIT_ON_RCIU__SHIFT 0x11 #define CP_CPC_STALLED_STAT1__MEC2_WAIT_ON_RCIU_READ_MASK 0x40000 #define CP_CPC_STALLED_STAT1__MEC2_WAIT_ON_RCIU_READ__SHIFT 0x12 #define CP_CPC_STALLED_STAT1__MEC2_WAIT_ON_ROQ_DATA_MASK 0x200000 #define CP_CPC_STALLED_STAT1__MEC2_WAIT_ON_ROQ_DATA__SHIFT 0x15 #define CP_CPC_STALLED_STAT1__ATCL2IU_WAITING_ON_FREE_MASK 0x400000 #define CP_CPC_STALLED_STAT1__ATCL2IU_WAITING_ON_FREE__SHIFT 0x16 #define CP_CPC_STALLED_STAT1__ATCL2IU_WAITING_ON_TAGS_MASK 0x800000 #define CP_CPC_STALLED_STAT1__ATCL2IU_WAITING_ON_TAGS__SHIFT 0x17 #define CP_CPC_STALLED_STAT1__ATCL1_WAITING_ON_TRANS_MASK 0x1000000 #define CP_CPC_STALLED_STAT1__ATCL1_WAITING_ON_TRANS__SHIFT 0x18 #define CP_CPF_STATUS__POST_WPTR_GFX_BUSY_MASK 0x1 #define CP_CPF_STATUS__POST_WPTR_GFX_BUSY__SHIFT 0x0 #define CP_CPF_STATUS__CSF_BUSY_MASK 0x2 #define CP_CPF_STATUS__CSF_BUSY__SHIFT 0x1 #define CP_CPF_STATUS__ROQ_ALIGN_BUSY_MASK 0x10 #define CP_CPF_STATUS__ROQ_ALIGN_BUSY__SHIFT 0x4 #define CP_CPF_STATUS__ROQ_RING_BUSY_MASK 0x20 #define CP_CPF_STATUS__ROQ_RING_BUSY__SHIFT 0x5 #define CP_CPF_STATUS__ROQ_INDIRECT1_BUSY_MASK 0x40 #define CP_CPF_STATUS__ROQ_INDIRECT1_BUSY__SHIFT 0x6 #define CP_CPF_STATUS__ROQ_INDIRECT2_BUSY_MASK 0x80 #define CP_CPF_STATUS__ROQ_INDIRECT2_BUSY__SHIFT 0x7 #define CP_CPF_STATUS__ROQ_STATE_BUSY_MASK 0x100 #define CP_CPF_STATUS__ROQ_STATE_BUSY__SHIFT 0x8 #define CP_CPF_STATUS__ROQ_CE_RING_BUSY_MASK 0x200 #define CP_CPF_STATUS__ROQ_CE_RING_BUSY__SHIFT 0x9 #define CP_CPF_STATUS__ROQ_CE_INDIRECT1_BUSY_MASK 0x400 #define CP_CPF_STATUS__ROQ_CE_INDIRECT1_BUSY__SHIFT 0xa #define CP_CPF_STATUS__ROQ_CE_INDIRECT2_BUSY_MASK 0x800 #define CP_CPF_STATUS__ROQ_CE_INDIRECT2_BUSY__SHIFT 0xb #define CP_CPF_STATUS__SEMAPHORE_BUSY_MASK 0x1000 #define CP_CPF_STATUS__SEMAPHORE_BUSY__SHIFT 0xc #define CP_CPF_STATUS__INTERRUPT_BUSY_MASK 0x2000 #define CP_CPF_STATUS__INTERRUPT_BUSY__SHIFT 0xd #define CP_CPF_STATUS__TCIU_BUSY_MASK 0x4000 #define CP_CPF_STATUS__TCIU_BUSY__SHIFT 0xe #define CP_CPF_STATUS__HQD_BUSY_MASK 0x8000 #define CP_CPF_STATUS__HQD_BUSY__SHIFT 0xf #define CP_CPF_STATUS__PRT_BUSY_MASK 0x10000 #define CP_CPF_STATUS__PRT_BUSY__SHIFT 0x10 #define CP_CPF_STATUS__ATCL2IU_BUSY_MASK 0x20000 #define CP_CPF_STATUS__ATCL2IU_BUSY__SHIFT 0x11 #define CP_CPF_STATUS__CPF_GFX_BUSY_MASK 0x4000000 #define CP_CPF_STATUS__CPF_GFX_BUSY__SHIFT 0x1a #define CP_CPF_STATUS__CPF_CMP_BUSY_MASK 0x8000000 #define CP_CPF_STATUS__CPF_CMP_BUSY__SHIFT 0x1b #define CP_CPF_STATUS__GRBM_CPF_STAT_BUSY_MASK 0x30000000 #define CP_CPF_STATUS__GRBM_CPF_STAT_BUSY__SHIFT 0x1c #define CP_CPF_STATUS__CPC_CPF_BUSY_MASK 0x40000000 #define CP_CPF_STATUS__CPC_CPF_BUSY__SHIFT 0x1e #define CP_CPF_STATUS__CPF_BUSY_MASK 0x80000000 #define CP_CPF_STATUS__CPF_BUSY__SHIFT 0x1f #define CP_CPF_BUSY_STAT__REG_BUS_FIFO_BUSY_MASK 0x1 #define CP_CPF_BUSY_STAT__REG_BUS_FIFO_BUSY__SHIFT 0x0 #define CP_CPF_BUSY_STAT__CSF_RING_BUSY_MASK 0x2 #define CP_CPF_BUSY_STAT__CSF_RING_BUSY__SHIFT 0x1 #define CP_CPF_BUSY_STAT__CSF_INDIRECT1_BUSY_MASK 0x4 #define CP_CPF_BUSY_STAT__CSF_INDIRECT1_BUSY__SHIFT 0x2 #define CP_CPF_BUSY_STAT__CSF_INDIRECT2_BUSY_MASK 0x8 #define CP_CPF_BUSY_STAT__CSF_INDIRECT2_BUSY__SHIFT 0x3 #define CP_CPF_BUSY_STAT__CSF_STATE_BUSY_MASK 0x10 #define CP_CPF_BUSY_STAT__CSF_STATE_BUSY__SHIFT 0x4 #define CP_CPF_BUSY_STAT__CSF_CE_INDR1_BUSY_MASK 0x20 #define CP_CPF_BUSY_STAT__CSF_CE_INDR1_BUSY__SHIFT 0x5 #define CP_CPF_BUSY_STAT__CSF_CE_INDR2_BUSY_MASK 0x40 #define CP_CPF_BUSY_STAT__CSF_CE_INDR2_BUSY__SHIFT 0x6 #define CP_CPF_BUSY_STAT__CSF_ARBITER_BUSY_MASK 0x80 #define CP_CPF_BUSY_STAT__CSF_ARBITER_BUSY__SHIFT 0x7 #define CP_CPF_BUSY_STAT__CSF_INPUT_BUSY_MASK 0x100 #define CP_CPF_BUSY_STAT__CSF_INPUT_BUSY__SHIFT 0x8 #define CP_CPF_BUSY_STAT__OUTSTANDING_READ_TAGS_MASK 0x200 #define CP_CPF_BUSY_STAT__OUTSTANDING_READ_TAGS__SHIFT 0x9 #define CP_CPF_BUSY_STAT__HPD_PROCESSING_EOP_BUSY_MASK 0x800 #define CP_CPF_BUSY_STAT__HPD_PROCESSING_EOP_BUSY__SHIFT 0xb #define CP_CPF_BUSY_STAT__HQD_DISPATCH_BUSY_MASK 0x1000 #define CP_CPF_BUSY_STAT__HQD_DISPATCH_BUSY__SHIFT 0xc #define CP_CPF_BUSY_STAT__HQD_IQ_TIMER_BUSY_MASK 0x2000 #define CP_CPF_BUSY_STAT__HQD_IQ_TIMER_BUSY__SHIFT 0xd #define CP_CPF_BUSY_STAT__HQD_DMA_OFFLOAD_BUSY_MASK 0x4000 #define CP_CPF_BUSY_STAT__HQD_DMA_OFFLOAD_BUSY__SHIFT 0xe #define CP_CPF_BUSY_STAT__HQD_WAIT_SEMAPHORE_BUSY_MASK 0x8000 #define CP_CPF_BUSY_STAT__HQD_WAIT_SEMAPHORE_BUSY__SHIFT 0xf #define CP_CPF_BUSY_STAT__HQD_SIGNAL_SEMAPHORE_BUSY_MASK 0x10000 #define CP_CPF_BUSY_STAT__HQD_SIGNAL_SEMAPHORE_BUSY__SHIFT 0x10 #define CP_CPF_BUSY_STAT__HQD_MESSAGE_BUSY_MASK 0x20000 #define CP_CPF_BUSY_STAT__HQD_MESSAGE_BUSY__SHIFT 0x11 #define CP_CPF_BUSY_STAT__HQD_PQ_FETCHER_BUSY_MASK 0x40000 #define CP_CPF_BUSY_STAT__HQD_PQ_FETCHER_BUSY__SHIFT 0x12 #define CP_CPF_BUSY_STAT__HQD_IB_FETCHER_BUSY_MASK 0x80000 #define CP_CPF_BUSY_STAT__HQD_IB_FETCHER_BUSY__SHIFT 0x13 #define CP_CPF_BUSY_STAT__HQD_IQ_FETCHER_BUSY_MASK 0x100000 #define CP_CPF_BUSY_STAT__HQD_IQ_FETCHER_BUSY__SHIFT 0x14 #define CP_CPF_BUSY_STAT__HQD_EOP_FETCHER_BUSY_MASK 0x200000 #define CP_CPF_BUSY_STAT__HQD_EOP_FETCHER_BUSY__SHIFT 0x15 #define CP_CPF_BUSY_STAT__HQD_CONSUMED_RPTR_BUSY_MASK 0x400000 #define CP_CPF_BUSY_STAT__HQD_CONSUMED_RPTR_BUSY__SHIFT 0x16 #define CP_CPF_BUSY_STAT__HQD_FETCHER_ARB_BUSY_MASK 0x800000 #define CP_CPF_BUSY_STAT__HQD_FETCHER_ARB_BUSY__SHIFT 0x17 #define CP_CPF_BUSY_STAT__HQD_ROQ_ALIGN_BUSY_MASK 0x1000000 #define CP_CPF_BUSY_STAT__HQD_ROQ_ALIGN_BUSY__SHIFT 0x18 #define CP_CPF_BUSY_STAT__HQD_ROQ_EOP_BUSY_MASK 0x2000000 #define CP_CPF_BUSY_STAT__HQD_ROQ_EOP_BUSY__SHIFT 0x19 #define CP_CPF_BUSY_STAT__HQD_ROQ_IQ_BUSY_MASK 0x4000000 #define CP_CPF_BUSY_STAT__HQD_ROQ_IQ_BUSY__SHIFT 0x1a #define CP_CPF_BUSY_STAT__HQD_ROQ_PQ_BUSY_MASK 0x8000000 #define CP_CPF_BUSY_STAT__HQD_ROQ_PQ_BUSY__SHIFT 0x1b #define CP_CPF_BUSY_STAT__HQD_ROQ_IB_BUSY_MASK 0x10000000 #define CP_CPF_BUSY_STAT__HQD_ROQ_IB_BUSY__SHIFT 0x1c #define CP_CPF_BUSY_STAT__HQD_WPTR_POLL_BUSY_MASK 0x20000000 #define CP_CPF_BUSY_STAT__HQD_WPTR_POLL_BUSY__SHIFT 0x1d #define CP_CPF_BUSY_STAT__HQD_PQ_BUSY_MASK 0x40000000 #define CP_CPF_BUSY_STAT__HQD_PQ_BUSY__SHIFT 0x1e #define CP_CPF_BUSY_STAT__HQD_IB_BUSY_MASK 0x80000000 #define CP_CPF_BUSY_STAT__HQD_IB_BUSY__SHIFT 0x1f #define CP_CPF_STALLED_STAT1__RING_FETCHING_DATA_MASK 0x1 #define CP_CPF_STALLED_STAT1__RING_FETCHING_DATA__SHIFT 0x0 #define CP_CPF_STALLED_STAT1__INDR1_FETCHING_DATA_MASK 0x2 #define CP_CPF_STALLED_STAT1__INDR1_FETCHING_DATA__SHIFT 0x1 #define CP_CPF_STALLED_STAT1__INDR2_FETCHING_DATA_MASK 0x4 #define CP_CPF_STALLED_STAT1__INDR2_FETCHING_DATA__SHIFT 0x2 #define CP_CPF_STALLED_STAT1__STATE_FETCHING_DATA_MASK 0x8 #define CP_CPF_STALLED_STAT1__STATE_FETCHING_DATA__SHIFT 0x3 #define CP_CPF_STALLED_STAT1__TCIU_WAITING_ON_FREE_MASK 0x20 #define CP_CPF_STALLED_STAT1__TCIU_WAITING_ON_FREE__SHIFT 0x5 #define CP_CPF_STALLED_STAT1__TCIU_WAITING_ON_TAGS_MASK 0x40 #define CP_CPF_STALLED_STAT1__TCIU_WAITING_ON_TAGS__SHIFT 0x6 #define CP_CPF_STALLED_STAT1__ATCL2IU_WAITING_ON_FREE_MASK 0x80 #define CP_CPF_STALLED_STAT1__ATCL2IU_WAITING_ON_FREE__SHIFT 0x7 #define CP_CPF_STALLED_STAT1__ATCL2IU_WAITING_ON_TAGS_MASK 0x100 #define CP_CPF_STALLED_STAT1__ATCL2IU_WAITING_ON_TAGS__SHIFT 0x8 #define CP_CPF_STALLED_STAT1__ATCL1_WAITING_ON_TRANS_MASK 0x200 #define CP_CPF_STALLED_STAT1__ATCL1_WAITING_ON_TRANS__SHIFT 0x9 #define CP_CPC_GRBM_FREE_COUNT__FREE_COUNT_MASK 0x3f #define CP_CPC_GRBM_FREE_COUNT__FREE_COUNT__SHIFT 0x0 #define CP_MEC_CNTL__MEC_INVALIDATE_ICACHE_MASK 0x10 #define CP_MEC_CNTL__MEC_INVALIDATE_ICACHE__SHIFT 0x4 #define CP_MEC_CNTL__MEC_ME1_PIPE0_RESET_MASK 0x10000 #define CP_MEC_CNTL__MEC_ME1_PIPE0_RESET__SHIFT 0x10 #define CP_MEC_CNTL__MEC_ME1_PIPE1_RESET_MASK 0x20000 #define CP_MEC_CNTL__MEC_ME1_PIPE1_RESET__SHIFT 0x11 #define CP_MEC_CNTL__MEC_ME1_PIPE2_RESET_MASK 0x40000 #define CP_MEC_CNTL__MEC_ME1_PIPE2_RESET__SHIFT 0x12 #define CP_MEC_CNTL__MEC_ME1_PIPE3_RESET_MASK 0x80000 #define CP_MEC_CNTL__MEC_ME1_PIPE3_RESET__SHIFT 0x13 #define CP_MEC_CNTL__MEC_ME2_PIPE0_RESET_MASK 0x100000 #define CP_MEC_CNTL__MEC_ME2_PIPE0_RESET__SHIFT 0x14 #define CP_MEC_CNTL__MEC_ME2_PIPE1_RESET_MASK 0x200000 #define CP_MEC_CNTL__MEC_ME2_PIPE1_RESET__SHIFT 0x15 #define CP_MEC_CNTL__MEC_ME2_HALT_MASK 0x10000000 #define CP_MEC_CNTL__MEC_ME2_HALT__SHIFT 0x1c #define CP_MEC_CNTL__MEC_ME2_STEP_MASK 0x20000000 #define CP_MEC_CNTL__MEC_ME2_STEP__SHIFT 0x1d #define CP_MEC_CNTL__MEC_ME1_HALT_MASK 0x40000000 #define CP_MEC_CNTL__MEC_ME1_HALT__SHIFT 0x1e #define CP_MEC_CNTL__MEC_ME1_STEP_MASK 0x80000000 #define CP_MEC_CNTL__MEC_ME1_STEP__SHIFT 0x1f #define CP_MEC_ME1_HEADER_DUMP__HEADER_DUMP_MASK 0xffffffff #define CP_MEC_ME1_HEADER_DUMP__HEADER_DUMP__SHIFT 0x0 #define CP_MEC_ME2_HEADER_DUMP__HEADER_DUMP_MASK 0xffffffff #define CP_MEC_ME2_HEADER_DUMP__HEADER_DUMP__SHIFT 0x0 #define CP_CPC_SCRATCH_INDEX__SCRATCH_INDEX_MASK 0x1ff #define CP_CPC_SCRATCH_INDEX__SCRATCH_INDEX__SHIFT 0x0 #define CP_CPC_SCRATCH_DATA__SCRATCH_DATA_MASK 0xffffffff #define CP_CPC_SCRATCH_DATA__SCRATCH_DATA__SHIFT 0x0 #define CPG_PERFCOUNTER1_SELECT__PERF_SEL_MASK 0x3f #define CPG_PERFCOUNTER1_SELECT__PERF_SEL__SHIFT 0x0 #define CPG_PERFCOUNTER1_LO__PERFCOUNTER_LO_MASK 0xffffffff #define CPG_PERFCOUNTER1_LO__PERFCOUNTER_LO__SHIFT 0x0 #define CPG_PERFCOUNTER1_HI__PERFCOUNTER_HI_MASK 0xffffffff #define CPG_PERFCOUNTER1_HI__PERFCOUNTER_HI__SHIFT 0x0 #define CPG_PERFCOUNTER0_SELECT1__PERF_SEL2_MASK 0x3f #define CPG_PERFCOUNTER0_SELECT1__PERF_SEL2__SHIFT 0x0 #define CPG_PERFCOUNTER0_SELECT1__PERF_SEL3_MASK 0xfc00 #define CPG_PERFCOUNTER0_SELECT1__PERF_SEL3__SHIFT 0xa #define CPG_PERFCOUNTER0_SELECT__PERF_SEL_MASK 0x3f #define CPG_PERFCOUNTER0_SELECT__PERF_SEL__SHIFT 0x0 #define CPG_PERFCOUNTER0_SELECT__PERF_SEL1_MASK 0xfc00 #define CPG_PERFCOUNTER0_SELECT__PERF_SEL1__SHIFT 0xa #define CPG_PERFCOUNTER0_SELECT__CNTR_MODE_MASK 0xf00000 #define CPG_PERFCOUNTER0_SELECT__CNTR_MODE__SHIFT 0x14 #define CPG_PERFCOUNTER0_LO__PERFCOUNTER_LO_MASK 0xffffffff #define CPG_PERFCOUNTER0_LO__PERFCOUNTER_LO__SHIFT 0x0 #define CPG_PERFCOUNTER0_HI__PERFCOUNTER_HI_MASK 0xffffffff #define CPG_PERFCOUNTER0_HI__PERFCOUNTER_HI__SHIFT 0x0 #define CPC_PERFCOUNTER1_SELECT__PERF_SEL_MASK 0x3f #define CPC_PERFCOUNTER1_SELECT__PERF_SEL__SHIFT 0x0 #define CPC_PERFCOUNTER1_LO__PERFCOUNTER_LO_MASK 0xffffffff #define CPC_PERFCOUNTER1_LO__PERFCOUNTER_LO__SHIFT 0x0 #define CPC_PERFCOUNTER1_HI__PERFCOUNTER_HI_MASK 0xffffffff #define CPC_PERFCOUNTER1_HI__PERFCOUNTER_HI__SHIFT 0x0 #define CPC_PERFCOUNTER0_SELECT1__PERF_SEL2_MASK 0x3f #define CPC_PERFCOUNTER0_SELECT1__PERF_SEL2__SHIFT 0x0 #define CPC_PERFCOUNTER0_SELECT1__PERF_SEL3_MASK 0xfc00 #define CPC_PERFCOUNTER0_SELECT1__PERF_SEL3__SHIFT 0xa #define CPC_PERFCOUNTER0_SELECT__PERF_SEL_MASK 0x3f #define CPC_PERFCOUNTER0_SELECT__PERF_SEL__SHIFT 0x0 #define CPC_PERFCOUNTER0_SELECT__PERF_SEL1_MASK 0xfc00 #define CPC_PERFCOUNTER0_SELECT__PERF_SEL1__SHIFT 0xa #define CPC_PERFCOUNTER0_SELECT__CNTR_MODE_MASK 0xf00000 #define CPC_PERFCOUNTER0_SELECT__CNTR_MODE__SHIFT 0x14 #define CPC_PERFCOUNTER0_LO__PERFCOUNTER_LO_MASK 0xffffffff #define CPC_PERFCOUNTER0_LO__PERFCOUNTER_LO__SHIFT 0x0 #define CPC_PERFCOUNTER0_HI__PERFCOUNTER_HI_MASK 0xffffffff #define CPC_PERFCOUNTER0_HI__PERFCOUNTER_HI__SHIFT 0x0 #define CPF_PERFCOUNTER1_SELECT__PERF_SEL_MASK 0x3f #define CPF_PERFCOUNTER1_SELECT__PERF_SEL__SHIFT 0x0 #define CPF_PERFCOUNTER1_LO__PERFCOUNTER_LO_MASK 0xffffffff #define CPF_PERFCOUNTER1_LO__PERFCOUNTER_LO__SHIFT 0x0 #define CPF_PERFCOUNTER1_HI__PERFCOUNTER_HI_MASK 0xffffffff #define CPF_PERFCOUNTER1_HI__PERFCOUNTER_HI__SHIFT 0x0 #define CPF_PERFCOUNTER0_SELECT1__PERF_SEL2_MASK 0x3f #define CPF_PERFCOUNTER0_SELECT1__PERF_SEL2__SHIFT 0x0 #define CPF_PERFCOUNTER0_SELECT1__PERF_SEL3_MASK 0xfc00 #define CPF_PERFCOUNTER0_SELECT1__PERF_SEL3__SHIFT 0xa #define CPF_PERFCOUNTER0_SELECT__PERF_SEL_MASK 0x3f #define CPF_PERFCOUNTER0_SELECT__PERF_SEL__SHIFT 0x0 #define CPF_PERFCOUNTER0_SELECT__PERF_SEL1_MASK 0xfc00 #define CPF_PERFCOUNTER0_SELECT__PERF_SEL1__SHIFT 0xa #define CPF_PERFCOUNTER0_SELECT__CNTR_MODE_MASK 0xf00000 #define CPF_PERFCOUNTER0_SELECT__CNTR_MODE__SHIFT 0x14 #define CPF_PERFCOUNTER0_LO__PERFCOUNTER_LO_MASK 0xffffffff #define CPF_PERFCOUNTER0_LO__PERFCOUNTER_LO__SHIFT 0x0 #define CPF_PERFCOUNTER0_HI__PERFCOUNTER_HI_MASK 0xffffffff #define CPF_PERFCOUNTER0_HI__PERFCOUNTER_HI__SHIFT 0x0 #define CP_CPC_HALT_HYST_COUNT__COUNT_MASK 0xf #define CP_CPC_HALT_HYST_COUNT__COUNT__SHIFT 0x0 #define CP_DRAW_OBJECT__OBJECT_MASK 0xffffffff #define CP_DRAW_OBJECT__OBJECT__SHIFT 0x0 #define CP_DRAW_OBJECT_COUNTER__COUNT_MASK 0xffff #define CP_DRAW_OBJECT_COUNTER__COUNT__SHIFT 0x0 #define CP_DRAW_WINDOW_MASK_HI__WINDOW_MASK_HI_MASK 0xffffffff #define CP_DRAW_WINDOW_MASK_HI__WINDOW_MASK_HI__SHIFT 0x0 #define CP_DRAW_WINDOW_HI__WINDOW_HI_MASK 0xffffffff #define CP_DRAW_WINDOW_HI__WINDOW_HI__SHIFT 0x0 #define CP_DRAW_WINDOW_LO__MIN_MASK 0xffff #define CP_DRAW_WINDOW_LO__MIN__SHIFT 0x0 #define CP_DRAW_WINDOW_LO__MAX_MASK 0xffff0000 #define CP_DRAW_WINDOW_LO__MAX__SHIFT 0x10 #define CP_DRAW_WINDOW_CNTL__DISABLE_DRAW_WINDOW_LO_MAX_MASK 0x1 #define CP_DRAW_WINDOW_CNTL__DISABLE_DRAW_WINDOW_LO_MAX__SHIFT 0x0 #define CP_DRAW_WINDOW_CNTL__DISABLE_DRAW_WINDOW_LO_MIN_MASK 0x2 #define CP_DRAW_WINDOW_CNTL__DISABLE_DRAW_WINDOW_LO_MIN__SHIFT 0x1 #define CP_DRAW_WINDOW_CNTL__DISABLE_DRAW_WINDOW_HI_MASK 0x4 #define CP_DRAW_WINDOW_CNTL__DISABLE_DRAW_WINDOW_HI__SHIFT 0x2 #define CP_DRAW_WINDOW_CNTL__MODE_MASK 0x100 #define CP_DRAW_WINDOW_CNTL__MODE__SHIFT 0x8 #define CP_PRT_LOD_STATS_CNTL0__BU_SIZE_MASK 0xffffffff #define CP_PRT_LOD_STATS_CNTL0__BU_SIZE__SHIFT 0x0 #define CP_PRT_LOD_STATS_CNTL1__BASE_LO_MASK 0xffffffff #define CP_PRT_LOD_STATS_CNTL1__BASE_LO__SHIFT 0x0 #define CP_PRT_LOD_STATS_CNTL2__BASE_HI_MASK 0x3 #define CP_PRT_LOD_STATS_CNTL2__BASE_HI__SHIFT 0x0 #define CP_PRT_LOD_STATS_CNTL2__INTERVAL_MASK 0x3fc #define CP_PRT_LOD_STATS_CNTL2__INTERVAL__SHIFT 0x2 #define CP_PRT_LOD_STATS_CNTL2__RESET_CNT_MASK 0x3fc00 #define CP_PRT_LOD_STATS_CNTL2__RESET_CNT__SHIFT 0xa #define CP_PRT_LOD_STATS_CNTL2__RESET_FORCE_MASK 0x40000 #define CP_PRT_LOD_STATS_CNTL2__RESET_FORCE__SHIFT 0x12 #define CP_PRT_LOD_STATS_CNTL2__REPORT_AND_RESET_MASK 0x80000 #define CP_PRT_LOD_STATS_CNTL2__REPORT_AND_RESET__SHIFT 0x13 #define CP_PRT_LOD_STATS_CNTL2__MC_VMID_MASK 0x7800000 #define CP_PRT_LOD_STATS_CNTL2__MC_VMID__SHIFT 0x17 #define CP_PRT_LOD_STATS_CNTL2__CACHE_POLICY_MASK 0x10000000 #define CP_PRT_LOD_STATS_CNTL2__CACHE_POLICY__SHIFT 0x1c #define CP_PRT_LOD_STATS_CNTL2__MTYPE_MASK 0xc0000000 #define CP_PRT_LOD_STATS_CNTL2__MTYPE__SHIFT 0x1e #define CP_CE_COMPARE_COUNT__COMPARE_COUNT_MASK 0xffffffff #define CP_CE_COMPARE_COUNT__COMPARE_COUNT__SHIFT 0x0 #define CP_CE_DE_COUNT__DRAW_ENGINE_COUNT_MASK 0xffffffff #define CP_CE_DE_COUNT__DRAW_ENGINE_COUNT__SHIFT 0x0 #define CP_DE_CE_COUNT__CONST_ENGINE_COUNT_MASK 0xffffffff #define CP_DE_CE_COUNT__CONST_ENGINE_COUNT__SHIFT 0x0 #define CP_DE_LAST_INVAL_COUNT__LAST_INVAL_COUNT_MASK 0xffffffff #define CP_DE_LAST_INVAL_COUNT__LAST_INVAL_COUNT__SHIFT 0x0 #define CP_DE_DE_COUNT__DRAW_ENGINE_COUNT_MASK 0xffffffff #define CP_DE_DE_COUNT__DRAW_ENGINE_COUNT__SHIFT 0x0 #define CP_EOP_DONE_EVENT_CNTL__WBINV_TC_OP_MASK 0x7f #define CP_EOP_DONE_EVENT_CNTL__WBINV_TC_OP__SHIFT 0x0 #define CP_EOP_DONE_EVENT_CNTL__WBINV_ACTION_ENA_MASK 0x3f000 #define CP_EOP_DONE_EVENT_CNTL__WBINV_ACTION_ENA__SHIFT 0xc #define CP_EOP_DONE_EVENT_CNTL__CACHE_CONTROL_MASK 0x2000000 #define CP_EOP_DONE_EVENT_CNTL__CACHE_CONTROL__SHIFT 0x19 #define CP_EOP_DONE_EVENT_CNTL__MTYPE_MASK 0x18000000 #define CP_EOP_DONE_EVENT_CNTL__MTYPE__SHIFT 0x1b #define CP_EOP_DONE_DATA_CNTL__CNTX_ID_MASK 0xffff #define CP_EOP_DONE_DATA_CNTL__CNTX_ID__SHIFT 0x0 #define CP_EOP_DONE_DATA_CNTL__DST_SEL_MASK 0x30000 #define CP_EOP_DONE_DATA_CNTL__DST_SEL__SHIFT 0x10 #define CP_EOP_DONE_DATA_CNTL__INT_SEL_MASK 0x7000000 #define CP_EOP_DONE_DATA_CNTL__INT_SEL__SHIFT 0x18 #define CP_EOP_DONE_DATA_CNTL__DATA_SEL_MASK 0xe0000000 #define CP_EOP_DONE_DATA_CNTL__DATA_SEL__SHIFT 0x1d #define CP_EOP_DONE_CNTX_ID__CNTX_ID_MASK 0xfffffff #define CP_EOP_DONE_CNTX_ID__CNTX_ID__SHIFT 0x0 #define CP_EOP_DONE_ADDR_LO__ADDR_LO_MASK 0xfffffffc #define CP_EOP_DONE_ADDR_LO__ADDR_LO__SHIFT 0x2 #define CP_EOP_DONE_ADDR_HI__ADDR_HI_MASK 0xffff #define CP_EOP_DONE_ADDR_HI__ADDR_HI__SHIFT 0x0 #define CP_EOP_DONE_DATA_LO__DATA_LO_MASK 0xffffffff #define CP_EOP_DONE_DATA_LO__DATA_LO__SHIFT 0x0 #define CP_EOP_DONE_DATA_HI__DATA_HI_MASK 0xffffffff #define CP_EOP_DONE_DATA_HI__DATA_HI__SHIFT 0x0 #define CP_EOP_LAST_FENCE_LO__LAST_FENCE_LO_MASK 0xffffffff #define CP_EOP_LAST_FENCE_LO__LAST_FENCE_LO__SHIFT 0x0 #define CP_EOP_LAST_FENCE_HI__LAST_FENCE_HI_MASK 0xffffffff #define CP_EOP_LAST_FENCE_HI__LAST_FENCE_HI__SHIFT 0x0 #define CP_STREAM_OUT_ADDR_LO__STREAM_OUT_ADDR_LO_MASK 0xfffffffc #define CP_STREAM_OUT_ADDR_LO__STREAM_OUT_ADDR_LO__SHIFT 0x2 #define CP_STREAM_OUT_ADDR_HI__STREAM_OUT_ADDR_HI_MASK 0xffff #define CP_STREAM_OUT_ADDR_HI__STREAM_OUT_ADDR_HI__SHIFT 0x0 #define CP_NUM_PRIM_WRITTEN_COUNT0_LO__NUM_PRIM_WRITTEN_CNT0_LO_MASK 0xffffffff #define CP_NUM_PRIM_WRITTEN_COUNT0_LO__NUM_PRIM_WRITTEN_CNT0_LO__SHIFT 0x0 #define CP_NUM_PRIM_WRITTEN_COUNT0_HI__NUM_PRIM_WRITTEN_CNT0_HI_MASK 0xffffffff #define CP_NUM_PRIM_WRITTEN_COUNT0_HI__NUM_PRIM_WRITTEN_CNT0_HI__SHIFT 0x0 #define CP_NUM_PRIM_NEEDED_COUNT0_LO__NUM_PRIM_NEEDED_CNT0_LO_MASK 0xffffffff #define CP_NUM_PRIM_NEEDED_COUNT0_LO__NUM_PRIM_NEEDED_CNT0_LO__SHIFT 0x0 #define CP_NUM_PRIM_NEEDED_COUNT0_HI__NUM_PRIM_NEEDED_CNT0_HI_MASK 0xffffffff #define CP_NUM_PRIM_NEEDED_COUNT0_HI__NUM_PRIM_NEEDED_CNT0_HI__SHIFT 0x0 #define CP_NUM_PRIM_WRITTEN_COUNT1_LO__NUM_PRIM_WRITTEN_CNT1_LO_MASK 0xffffffff #define CP_NUM_PRIM_WRITTEN_COUNT1_LO__NUM_PRIM_WRITTEN_CNT1_LO__SHIFT 0x0 #define CP_NUM_PRIM_WRITTEN_COUNT1_HI__NUM_PRIM_WRITTEN_CNT1_HI_MASK 0xffffffff #define CP_NUM_PRIM_WRITTEN_COUNT1_HI__NUM_PRIM_WRITTEN_CNT1_HI__SHIFT 0x0 #define CP_NUM_PRIM_NEEDED_COUNT1_LO__NUM_PRIM_NEEDED_CNT1_LO_MASK 0xffffffff #define CP_NUM_PRIM_NEEDED_COUNT1_LO__NUM_PRIM_NEEDED_CNT1_LO__SHIFT 0x0 #define CP_NUM_PRIM_NEEDED_COUNT1_HI__NUM_PRIM_NEEDED_CNT1_HI_MASK 0xffffffff #define CP_NUM_PRIM_NEEDED_COUNT1_HI__NUM_PRIM_NEEDED_CNT1_HI__SHIFT 0x0 #define CP_NUM_PRIM_WRITTEN_COUNT2_LO__NUM_PRIM_WRITTEN_CNT2_LO_MASK 0xffffffff #define CP_NUM_PRIM_WRITTEN_COUNT2_LO__NUM_PRIM_WRITTEN_CNT2_LO__SHIFT 0x0 #define CP_NUM_PRIM_WRITTEN_COUNT2_HI__NUM_PRIM_WRITTEN_CNT2_HI_MASK 0xffffffff #define CP_NUM_PRIM_WRITTEN_COUNT2_HI__NUM_PRIM_WRITTEN_CNT2_HI__SHIFT 0x0 #define CP_NUM_PRIM_NEEDED_COUNT2_LO__NUM_PRIM_NEEDED_CNT2_LO_MASK 0xffffffff #define CP_NUM_PRIM_NEEDED_COUNT2_LO__NUM_PRIM_NEEDED_CNT2_LO__SHIFT 0x0 #define CP_NUM_PRIM_NEEDED_COUNT2_HI__NUM_PRIM_NEEDED_CNT2_HI_MASK 0xffffffff #define CP_NUM_PRIM_NEEDED_COUNT2_HI__NUM_PRIM_NEEDED_CNT2_HI__SHIFT 0x0 #define CP_NUM_PRIM_WRITTEN_COUNT3_LO__NUM_PRIM_WRITTEN_CNT3_LO_MASK 0xffffffff #define CP_NUM_PRIM_WRITTEN_COUNT3_LO__NUM_PRIM_WRITTEN_CNT3_LO__SHIFT 0x0 #define CP_NUM_PRIM_WRITTEN_COUNT3_HI__NUM_PRIM_WRITTEN_CNT3_HI_MASK 0xffffffff #define CP_NUM_PRIM_WRITTEN_COUNT3_HI__NUM_PRIM_WRITTEN_CNT3_HI__SHIFT 0x0 #define CP_NUM_PRIM_NEEDED_COUNT3_LO__NUM_PRIM_NEEDED_CNT3_LO_MASK 0xffffffff #define CP_NUM_PRIM_NEEDED_COUNT3_LO__NUM_PRIM_NEEDED_CNT3_LO__SHIFT 0x0 #define CP_NUM_PRIM_NEEDED_COUNT3_HI__NUM_PRIM_NEEDED_CNT3_HI_MASK 0xffffffff #define CP_NUM_PRIM_NEEDED_COUNT3_HI__NUM_PRIM_NEEDED_CNT3_HI__SHIFT 0x0 #define CP_PIPE_STATS_ADDR_LO__PIPE_STATS_ADDR_LO_MASK 0xfffffffc #define CP_PIPE_STATS_ADDR_LO__PIPE_STATS_ADDR_LO__SHIFT 0x2 #define CP_PIPE_STATS_ADDR_HI__PIPE_STATS_ADDR_HI_MASK 0xffff #define CP_PIPE_STATS_ADDR_HI__PIPE_STATS_ADDR_HI__SHIFT 0x0 #define CP_VGT_IAVERT_COUNT_LO__IAVERT_COUNT_LO_MASK 0xffffffff #define CP_VGT_IAVERT_COUNT_LO__IAVERT_COUNT_LO__SHIFT 0x0 #define CP_VGT_IAVERT_COUNT_HI__IAVERT_COUNT_HI_MASK 0xffffffff #define CP_VGT_IAVERT_COUNT_HI__IAVERT_COUNT_HI__SHIFT 0x0 #define CP_VGT_IAPRIM_COUNT_LO__IAPRIM_COUNT_LO_MASK 0xffffffff #define CP_VGT_IAPRIM_COUNT_LO__IAPRIM_COUNT_LO__SHIFT 0x0 #define CP_VGT_IAPRIM_COUNT_HI__IAPRIM_COUNT_HI_MASK 0xffffffff #define CP_VGT_IAPRIM_COUNT_HI__IAPRIM_COUNT_HI__SHIFT 0x0 #define CP_VGT_GSPRIM_COUNT_LO__GSPRIM_COUNT_LO_MASK 0xffffffff #define CP_VGT_GSPRIM_COUNT_LO__GSPRIM_COUNT_LO__SHIFT 0x0 #define CP_VGT_GSPRIM_COUNT_HI__GSPRIM_COUNT_HI_MASK 0xffffffff #define CP_VGT_GSPRIM_COUNT_HI__GSPRIM_COUNT_HI__SHIFT 0x0 #define CP_VGT_VSINVOC_COUNT_LO__VSINVOC_COUNT_LO_MASK 0xffffffff #define CP_VGT_VSINVOC_COUNT_LO__VSINVOC_COUNT_LO__SHIFT 0x0 #define CP_VGT_VSINVOC_COUNT_HI__VSINVOC_COUNT_HI_MASK 0xffffffff #define CP_VGT_VSINVOC_COUNT_HI__VSINVOC_COUNT_HI__SHIFT 0x0 #define CP_VGT_GSINVOC_COUNT_LO__GSINVOC_COUNT_LO_MASK 0xffffffff #define CP_VGT_GSINVOC_COUNT_LO__GSINVOC_COUNT_LO__SHIFT 0x0 #define CP_VGT_GSINVOC_COUNT_HI__GSINVOC_COUNT_HI_MASK 0xffffffff #define CP_VGT_GSINVOC_COUNT_HI__GSINVOC_COUNT_HI__SHIFT 0x0 #define CP_VGT_HSINVOC_COUNT_LO__HSINVOC_COUNT_LO_MASK 0xffffffff #define CP_VGT_HSINVOC_COUNT_LO__HSINVOC_COUNT_LO__SHIFT 0x0 #define CP_VGT_HSINVOC_COUNT_HI__HSINVOC_COUNT_HI_MASK 0xffffffff #define CP_VGT_HSINVOC_COUNT_HI__HSINVOC_COUNT_HI__SHIFT 0x0 #define CP_VGT_DSINVOC_COUNT_LO__DSINVOC_COUNT_LO_MASK 0xffffffff #define CP_VGT_DSINVOC_COUNT_LO__DSINVOC_COUNT_LO__SHIFT 0x0 #define CP_VGT_DSINVOC_COUNT_HI__DSINVOC_COUNT_HI_MASK 0xffffffff #define CP_VGT_DSINVOC_COUNT_HI__DSINVOC_COUNT_HI__SHIFT 0x0 #define CP_PA_CINVOC_COUNT_LO__CINVOC_COUNT_LO_MASK 0xffffffff #define CP_PA_CINVOC_COUNT_LO__CINVOC_COUNT_LO__SHIFT 0x0 #define CP_PA_CINVOC_COUNT_HI__CINVOC_COUNT_HI_MASK 0xffffffff #define CP_PA_CINVOC_COUNT_HI__CINVOC_COUNT_HI__SHIFT 0x0 #define CP_PA_CPRIM_COUNT_LO__CPRIM_COUNT_LO_MASK 0xffffffff #define CP_PA_CPRIM_COUNT_LO__CPRIM_COUNT_LO__SHIFT 0x0 #define CP_PA_CPRIM_COUNT_HI__CPRIM_COUNT_HI_MASK 0xffffffff #define CP_PA_CPRIM_COUNT_HI__CPRIM_COUNT_HI__SHIFT 0x0 #define CP_SC_PSINVOC_COUNT0_LO__PSINVOC_COUNT0_LO_MASK 0xffffffff #define CP_SC_PSINVOC_COUNT0_LO__PSINVOC_COUNT0_LO__SHIFT 0x0 #define CP_SC_PSINVOC_COUNT0_HI__PSINVOC_COUNT0_HI_MASK 0xffffffff #define CP_SC_PSINVOC_COUNT0_HI__PSINVOC_COUNT0_HI__SHIFT 0x0 #define CP_SC_PSINVOC_COUNT1_LO__OBSOLETE_MASK 0xffffffff #define CP_SC_PSINVOC_COUNT1_LO__OBSOLETE__SHIFT 0x0 #define CP_SC_PSINVOC_COUNT1_HI__OBSOLETE_MASK 0xffffffff #define CP_SC_PSINVOC_COUNT1_HI__OBSOLETE__SHIFT 0x0 #define CP_VGT_CSINVOC_COUNT_LO__CSINVOC_COUNT_LO_MASK 0xffffffff #define CP_VGT_CSINVOC_COUNT_LO__CSINVOC_COUNT_LO__SHIFT 0x0 #define CP_VGT_CSINVOC_COUNT_HI__CSINVOC_COUNT_HI_MASK 0xffffffff #define CP_VGT_CSINVOC_COUNT_HI__CSINVOC_COUNT_HI__SHIFT 0x0 #define CP_PIPE_STATS_CONTROL__CACHE_CONTROL_MASK 0x2000000 #define CP_PIPE_STATS_CONTROL__CACHE_CONTROL__SHIFT 0x19 #define CP_PIPE_STATS_CONTROL__MTYPE_MASK 0x18000000 #define CP_PIPE_STATS_CONTROL__MTYPE__SHIFT 0x1b #define CP_STREAM_OUT_CONTROL__CACHE_CONTROL_MASK 0x2000000 #define CP_STREAM_OUT_CONTROL__CACHE_CONTROL__SHIFT 0x19 #define CP_STREAM_OUT_CONTROL__MTYPE_MASK 0x18000000 #define CP_STREAM_OUT_CONTROL__MTYPE__SHIFT 0x1b #define CP_STRMOUT_CNTL__OFFSET_UPDATE_DONE_MASK 0x1 #define CP_STRMOUT_CNTL__OFFSET_UPDATE_DONE__SHIFT 0x0 #define SCRATCH_REG0__SCRATCH_REG0_MASK 0xffffffff #define SCRATCH_REG0__SCRATCH_REG0__SHIFT 0x0 #define SCRATCH_REG1__SCRATCH_REG1_MASK 0xffffffff #define SCRATCH_REG1__SCRATCH_REG1__SHIFT 0x0 #define SCRATCH_REG2__SCRATCH_REG2_MASK 0xffffffff #define SCRATCH_REG2__SCRATCH_REG2__SHIFT 0x0 #define SCRATCH_REG3__SCRATCH_REG3_MASK 0xffffffff #define SCRATCH_REG3__SCRATCH_REG3__SHIFT 0x0 #define SCRATCH_REG4__SCRATCH_REG4_MASK 0xffffffff #define SCRATCH_REG4__SCRATCH_REG4__SHIFT 0x0 #define SCRATCH_REG5__SCRATCH_REG5_MASK 0xffffffff #define SCRATCH_REG5__SCRATCH_REG5__SHIFT 0x0 #define SCRATCH_REG6__SCRATCH_REG6_MASK 0xffffffff #define SCRATCH_REG6__SCRATCH_REG6__SHIFT 0x0 #define SCRATCH_REG7__SCRATCH_REG7_MASK 0xffffffff #define SCRATCH_REG7__SCRATCH_REG7__SHIFT 0x0 #define SCRATCH_UMSK__OBSOLETE_UMSK_MASK 0xff #define SCRATCH_UMSK__OBSOLETE_UMSK__SHIFT 0x0 #define SCRATCH_UMSK__OBSOLETE_SWAP_MASK 0x30000 #define SCRATCH_UMSK__OBSOLETE_SWAP__SHIFT 0x10 #define SCRATCH_ADDR__OBSOLETE_ADDR_MASK 0xffffffff #define SCRATCH_ADDR__OBSOLETE_ADDR__SHIFT 0x0 #define CP_PFP_ATOMIC_PREOP_LO__ATOMIC_PREOP_LO_MASK 0xffffffff #define CP_PFP_ATOMIC_PREOP_LO__ATOMIC_PREOP_LO__SHIFT 0x0 #define CP_PFP_ATOMIC_PREOP_HI__ATOMIC_PREOP_HI_MASK 0xffffffff #define CP_PFP_ATOMIC_PREOP_HI__ATOMIC_PREOP_HI__SHIFT 0x0 #define CP_PFP_GDS_ATOMIC0_PREOP_LO__GDS_ATOMIC0_PREOP_LO_MASK 0xffffffff #define CP_PFP_GDS_ATOMIC0_PREOP_LO__GDS_ATOMIC0_PREOP_LO__SHIFT 0x0 #define CP_PFP_GDS_ATOMIC0_PREOP_HI__GDS_ATOMIC0_PREOP_HI_MASK 0xffffffff #define CP_PFP_GDS_ATOMIC0_PREOP_HI__GDS_ATOMIC0_PREOP_HI__SHIFT 0x0 #define CP_PFP_GDS_ATOMIC1_PREOP_LO__GDS_ATOMIC1_PREOP_LO_MASK 0xffffffff #define CP_PFP_GDS_ATOMIC1_PREOP_LO__GDS_ATOMIC1_PREOP_LO__SHIFT 0x0 #define CP_PFP_GDS_ATOMIC1_PREOP_HI__GDS_ATOMIC1_PREOP_HI_MASK 0xffffffff #define CP_PFP_GDS_ATOMIC1_PREOP_HI__GDS_ATOMIC1_PREOP_HI__SHIFT 0x0 #define CP_APPEND_ADDR_LO__MEM_ADDR_LO_MASK 0xfffffffc #define CP_APPEND_ADDR_LO__MEM_ADDR_LO__SHIFT 0x2 #define CP_APPEND_ADDR_HI__MEM_ADDR_HI_MASK 0xffff #define CP_APPEND_ADDR_HI__MEM_ADDR_HI__SHIFT 0x0 #define CP_APPEND_ADDR_HI__CS_PS_SEL_MASK 0x10000 #define CP_APPEND_ADDR_HI__CS_PS_SEL__SHIFT 0x10 #define CP_APPEND_ADDR_HI__CACHE_POLICY_MASK 0x2000000 #define CP_APPEND_ADDR_HI__CACHE_POLICY__SHIFT 0x19 #define CP_APPEND_ADDR_HI__MTYPE_MASK 0x18000000 #define CP_APPEND_ADDR_HI__MTYPE__SHIFT 0x1b #define CP_APPEND_ADDR_HI__COMMAND_MASK 0xe0000000 #define CP_APPEND_ADDR_HI__COMMAND__SHIFT 0x1d #define CP_APPEND_DATA__DATA_MASK 0xffffffff #define CP_APPEND_DATA__DATA__SHIFT 0x0 #define CP_APPEND_LAST_CS_FENCE__LAST_FENCE_MASK 0xffffffff #define CP_APPEND_LAST_CS_FENCE__LAST_FENCE__SHIFT 0x0 #define CP_APPEND_LAST_PS_FENCE__LAST_FENCE_MASK 0xffffffff #define CP_APPEND_LAST_PS_FENCE__LAST_FENCE__SHIFT 0x0 #define CP_ATOMIC_PREOP_LO__ATOMIC_PREOP_LO_MASK 0xffffffff #define CP_ATOMIC_PREOP_LO__ATOMIC_PREOP_LO__SHIFT 0x0 #define CP_ME_ATOMIC_PREOP_LO__ATOMIC_PREOP_LO_MASK 0xffffffff #define CP_ME_ATOMIC_PREOP_LO__ATOMIC_PREOP_LO__SHIFT 0x0 #define CP_ATOMIC_PREOP_HI__ATOMIC_PREOP_HI_MASK 0xffffffff #define CP_ATOMIC_PREOP_HI__ATOMIC_PREOP_HI__SHIFT 0x0 #define CP_ME_ATOMIC_PREOP_HI__ATOMIC_PREOP_HI_MASK 0xffffffff #define CP_ME_ATOMIC_PREOP_HI__ATOMIC_PREOP_HI__SHIFT 0x0 #define CP_GDS_ATOMIC0_PREOP_LO__GDS_ATOMIC0_PREOP_LO_MASK 0xffffffff #define CP_GDS_ATOMIC0_PREOP_LO__GDS_ATOMIC0_PREOP_LO__SHIFT 0x0 #define CP_ME_GDS_ATOMIC0_PREOP_LO__GDS_ATOMIC0_PREOP_LO_MASK 0xffffffff #define CP_ME_GDS_ATOMIC0_PREOP_LO__GDS_ATOMIC0_PREOP_LO__SHIFT 0x0 #define CP_GDS_ATOMIC0_PREOP_HI__GDS_ATOMIC0_PREOP_HI_MASK 0xffffffff #define CP_GDS_ATOMIC0_PREOP_HI__GDS_ATOMIC0_PREOP_HI__SHIFT 0x0 #define CP_ME_GDS_ATOMIC0_PREOP_HI__GDS_ATOMIC0_PREOP_HI_MASK 0xffffffff #define CP_ME_GDS_ATOMIC0_PREOP_HI__GDS_ATOMIC0_PREOP_HI__SHIFT 0x0 #define CP_GDS_ATOMIC1_PREOP_LO__GDS_ATOMIC1_PREOP_LO_MASK 0xffffffff #define CP_GDS_ATOMIC1_PREOP_LO__GDS_ATOMIC1_PREOP_LO__SHIFT 0x0 #define CP_ME_GDS_ATOMIC1_PREOP_LO__GDS_ATOMIC1_PREOP_LO_MASK 0xffffffff #define CP_ME_GDS_ATOMIC1_PREOP_LO__GDS_ATOMIC1_PREOP_LO__SHIFT 0x0 #define CP_GDS_ATOMIC1_PREOP_HI__GDS_ATOMIC1_PREOP_HI_MASK 0xffffffff #define CP_GDS_ATOMIC1_PREOP_HI__GDS_ATOMIC1_PREOP_HI__SHIFT 0x0 #define CP_ME_GDS_ATOMIC1_PREOP_HI__GDS_ATOMIC1_PREOP_HI_MASK 0xffffffff #define CP_ME_GDS_ATOMIC1_PREOP_HI__GDS_ATOMIC1_PREOP_HI__SHIFT 0x0 #define CP_ME_MC_WADDR_LO__ME_MC_WADDR_SWAP_MASK 0x3 #define CP_ME_MC_WADDR_LO__ME_MC_WADDR_SWAP__SHIFT 0x0 #define CP_ME_MC_WADDR_LO__ME_MC_WADDR_LO_MASK 0xfffffffc #define CP_ME_MC_WADDR_LO__ME_MC_WADDR_LO__SHIFT 0x2 #define CP_ME_MC_WADDR_HI__ME_MC_WADDR_HI_MASK 0xffff #define CP_ME_MC_WADDR_HI__ME_MC_WADDR_HI__SHIFT 0x0 #define CP_ME_MC_WADDR_HI__MTYPE_MASK 0x300000 #define CP_ME_MC_WADDR_HI__MTYPE__SHIFT 0x14 #define CP_ME_MC_WADDR_HI__CACHE_POLICY_MASK 0x400000 #define CP_ME_MC_WADDR_HI__CACHE_POLICY__SHIFT 0x16 #define CP_ME_MC_WDATA_LO__ME_MC_WDATA_LO_MASK 0xffffffff #define CP_ME_MC_WDATA_LO__ME_MC_WDATA_LO__SHIFT 0x0 #define CP_ME_MC_WDATA_HI__ME_MC_WDATA_HI_MASK 0xffffffff #define CP_ME_MC_WDATA_HI__ME_MC_WDATA_HI__SHIFT 0x0 #define CP_ME_MC_RADDR_LO__ME_MC_RADDR_SWAP_MASK 0x3 #define CP_ME_MC_RADDR_LO__ME_MC_RADDR_SWAP__SHIFT 0x0 #define CP_ME_MC_RADDR_LO__ME_MC_RADDR_LO_MASK 0xfffffffc #define CP_ME_MC_RADDR_LO__ME_MC_RADDR_LO__SHIFT 0x2 #define CP_ME_MC_RADDR_HI__ME_MC_RADDR_HI_MASK 0xffff #define CP_ME_MC_RADDR_HI__ME_MC_RADDR_HI__SHIFT 0x0 #define CP_ME_MC_RADDR_HI__MTYPE_MASK 0x300000 #define CP_ME_MC_RADDR_HI__MTYPE__SHIFT 0x14 #define CP_ME_MC_RADDR_HI__CACHE_POLICY_MASK 0x400000 #define CP_ME_MC_RADDR_HI__CACHE_POLICY__SHIFT 0x16 #define CP_SEM_WAIT_TIMER__SEM_WAIT_TIMER_MASK 0xffffffff #define CP_SEM_WAIT_TIMER__SEM_WAIT_TIMER__SHIFT 0x0 #define CP_SIG_SEM_ADDR_LO__SEM_ADDR_SWAP_MASK 0x3 #define CP_SIG_SEM_ADDR_LO__SEM_ADDR_SWAP__SHIFT 0x0 #define CP_SIG_SEM_ADDR_LO__SEM_ADDR_LO_MASK 0xfffffff8 #define CP_SIG_SEM_ADDR_LO__SEM_ADDR_LO__SHIFT 0x3 #define CP_SIG_SEM_ADDR_HI__SEM_ADDR_HI_MASK 0xffff #define CP_SIG_SEM_ADDR_HI__SEM_ADDR_HI__SHIFT 0x0 #define CP_SIG_SEM_ADDR_HI__SEM_USE_MAILBOX_MASK 0x10000 #define CP_SIG_SEM_ADDR_HI__SEM_USE_MAILBOX__SHIFT 0x10 #define CP_SIG_SEM_ADDR_HI__SEM_SIGNAL_TYPE_MASK 0x100000 #define CP_SIG_SEM_ADDR_HI__SEM_SIGNAL_TYPE__SHIFT 0x14 #define CP_SIG_SEM_ADDR_HI__SEM_CLIENT_CODE_MASK 0x3000000 #define CP_SIG_SEM_ADDR_HI__SEM_CLIENT_CODE__SHIFT 0x18 #define CP_SIG_SEM_ADDR_HI__SEM_SELECT_MASK 0xe0000000 #define CP_SIG_SEM_ADDR_HI__SEM_SELECT__SHIFT 0x1d #define CP_WAIT_SEM_ADDR_LO__SEM_ADDR_SWAP_MASK 0x3 #define CP_WAIT_SEM_ADDR_LO__SEM_ADDR_SWAP__SHIFT 0x0 #define CP_WAIT_SEM_ADDR_LO__SEM_ADDR_LO_MASK 0xfffffff8 #define CP_WAIT_SEM_ADDR_LO__SEM_ADDR_LO__SHIFT 0x3 #define CP_WAIT_SEM_ADDR_HI__SEM_ADDR_HI_MASK 0xffff #define CP_WAIT_SEM_ADDR_HI__SEM_ADDR_HI__SHIFT 0x0 #define CP_WAIT_SEM_ADDR_HI__SEM_USE_MAILBOX_MASK 0x10000 #define CP_WAIT_SEM_ADDR_HI__SEM_USE_MAILBOX__SHIFT 0x10 #define CP_WAIT_SEM_ADDR_HI__SEM_SIGNAL_TYPE_MASK 0x100000 #define CP_WAIT_SEM_ADDR_HI__SEM_SIGNAL_TYPE__SHIFT 0x14 #define CP_WAIT_SEM_ADDR_HI__SEM_CLIENT_CODE_MASK 0x3000000 #define CP_WAIT_SEM_ADDR_HI__SEM_CLIENT_CODE__SHIFT 0x18 #define CP_WAIT_SEM_ADDR_HI__SEM_SELECT_MASK 0xe0000000 #define CP_WAIT_SEM_ADDR_HI__SEM_SELECT__SHIFT 0x1d #define CP_WAIT_REG_MEM_TIMEOUT__WAIT_REG_MEM_TIMEOUT_MASK 0xffffffff #define CP_WAIT_REG_MEM_TIMEOUT__WAIT_REG_MEM_TIMEOUT__SHIFT 0x0 #define CP_COHER_START_DELAY__START_DELAY_COUNT_MASK 0x3f #define CP_COHER_START_DELAY__START_DELAY_COUNT__SHIFT 0x0 #define CP_COHER_CNTL__DEST_BASE_0_ENA_MASK 0x1 #define CP_COHER_CNTL__DEST_BASE_0_ENA__SHIFT 0x0 #define CP_COHER_CNTL__DEST_BASE_1_ENA_MASK 0x2 #define CP_COHER_CNTL__DEST_BASE_1_ENA__SHIFT 0x1 #define CP_COHER_CNTL__TC_SD_ACTION_ENA_MASK 0x4 #define CP_COHER_CNTL__TC_SD_ACTION_ENA__SHIFT 0x2 #define CP_COHER_CNTL__TC_NC_ACTION_ENA_MASK 0x8 #define CP_COHER_CNTL__TC_NC_ACTION_ENA__SHIFT 0x3 #define CP_COHER_CNTL__CB0_DEST_BASE_ENA_MASK 0x40 #define CP_COHER_CNTL__CB0_DEST_BASE_ENA__SHIFT 0x6 #define CP_COHER_CNTL__CB1_DEST_BASE_ENA_MASK 0x80 #define CP_COHER_CNTL__CB1_DEST_BASE_ENA__SHIFT 0x7 #define CP_COHER_CNTL__CB2_DEST_BASE_ENA_MASK 0x100 #define CP_COHER_CNTL__CB2_DEST_BASE_ENA__SHIFT 0x8 #define CP_COHER_CNTL__CB3_DEST_BASE_ENA_MASK 0x200 #define CP_COHER_CNTL__CB3_DEST_BASE_ENA__SHIFT 0x9 #define CP_COHER_CNTL__CB4_DEST_BASE_ENA_MASK 0x400 #define CP_COHER_CNTL__CB4_DEST_BASE_ENA__SHIFT 0xa #define CP_COHER_CNTL__CB5_DEST_BASE_ENA_MASK 0x800 #define CP_COHER_CNTL__CB5_DEST_BASE_ENA__SHIFT 0xb #define CP_COHER_CNTL__CB6_DEST_BASE_ENA_MASK 0x1000 #define CP_COHER_CNTL__CB6_DEST_BASE_ENA__SHIFT 0xc #define CP_COHER_CNTL__CB7_DEST_BASE_ENA_MASK 0x2000 #define CP_COHER_CNTL__CB7_DEST_BASE_ENA__SHIFT 0xd #define CP_COHER_CNTL__DB_DEST_BASE_ENA_MASK 0x4000 #define CP_COHER_CNTL__DB_DEST_BASE_ENA__SHIFT 0xe #define CP_COHER_CNTL__TCL1_VOL_ACTION_ENA_MASK 0x8000 #define CP_COHER_CNTL__TCL1_VOL_ACTION_ENA__SHIFT 0xf #define CP_COHER_CNTL__TC_WB_ACTION_ENA_MASK 0x40000 #define CP_COHER_CNTL__TC_WB_ACTION_ENA__SHIFT 0x12 #define CP_COHER_CNTL__DEST_BASE_2_ENA_MASK 0x80000 #define CP_COHER_CNTL__DEST_BASE_2_ENA__SHIFT 0x13 #define CP_COHER_CNTL__DEST_BASE_3_ENA_MASK 0x200000 #define CP_COHER_CNTL__DEST_BASE_3_ENA__SHIFT 0x15 #define CP_COHER_CNTL__TCL1_ACTION_ENA_MASK 0x400000 #define CP_COHER_CNTL__TCL1_ACTION_ENA__SHIFT 0x16 #define CP_COHER_CNTL__TC_ACTION_ENA_MASK 0x800000 #define CP_COHER_CNTL__TC_ACTION_ENA__SHIFT 0x17 #define CP_COHER_CNTL__CB_ACTION_ENA_MASK 0x2000000 #define CP_COHER_CNTL__CB_ACTION_ENA__SHIFT 0x19 #define CP_COHER_CNTL__DB_ACTION_ENA_MASK 0x4000000 #define CP_COHER_CNTL__DB_ACTION_ENA__SHIFT 0x1a #define CP_COHER_CNTL__SH_KCACHE_ACTION_ENA_MASK 0x8000000 #define CP_COHER_CNTL__SH_KCACHE_ACTION_ENA__SHIFT 0x1b #define CP_COHER_CNTL__SH_KCACHE_VOL_ACTION_ENA_MASK 0x10000000 #define CP_COHER_CNTL__SH_KCACHE_VOL_ACTION_ENA__SHIFT 0x1c #define CP_COHER_CNTL__SH_ICACHE_ACTION_ENA_MASK 0x20000000 #define CP_COHER_CNTL__SH_ICACHE_ACTION_ENA__SHIFT 0x1d #define CP_COHER_CNTL__SH_KCACHE_WB_ACTION_ENA_MASK 0x40000000 #define CP_COHER_CNTL__SH_KCACHE_WB_ACTION_ENA__SHIFT 0x1e #define CP_COHER_CNTL__SH_SD_ACTION_ENA_MASK 0x80000000 #define CP_COHER_CNTL__SH_SD_ACTION_ENA__SHIFT 0x1f #define CP_COHER_SIZE__COHER_SIZE_256B_MASK 0xffffffff #define CP_COHER_SIZE__COHER_SIZE_256B__SHIFT 0x0 #define CP_COHER_SIZE_HI__COHER_SIZE_HI_256B_MASK 0xff #define CP_COHER_SIZE_HI__COHER_SIZE_HI_256B__SHIFT 0x0 #define CP_COHER_BASE__COHER_BASE_256B_MASK 0xffffffff #define CP_COHER_BASE__COHER_BASE_256B__SHIFT 0x0 #define CP_COHER_BASE_HI__COHER_BASE_HI_256B_MASK 0xff #define CP_COHER_BASE_HI__COHER_BASE_HI_256B__SHIFT 0x0 #define CP_COHER_STATUS__MATCHING_GFX_CNTX_MASK 0xff #define CP_COHER_STATUS__MATCHING_GFX_CNTX__SHIFT 0x0 #define CP_COHER_STATUS__MEID_MASK 0x3000000 #define CP_COHER_STATUS__MEID__SHIFT 0x18 #define CP_COHER_STATUS__PHASE1_STATUS_MASK 0x40000000 #define CP_COHER_STATUS__PHASE1_STATUS__SHIFT 0x1e #define CP_COHER_STATUS__STATUS_MASK 0x80000000 #define CP_COHER_STATUS__STATUS__SHIFT 0x1f #define COHER_DEST_BASE_0__DEST_BASE_256B_MASK 0xffffffff #define COHER_DEST_BASE_0__DEST_BASE_256B__SHIFT 0x0 #define COHER_DEST_BASE_1__DEST_BASE_256B_MASK 0xffffffff #define COHER_DEST_BASE_1__DEST_BASE_256B__SHIFT 0x0 #define COHER_DEST_BASE_2__DEST_BASE_256B_MASK 0xffffffff #define COHER_DEST_BASE_2__DEST_BASE_256B__SHIFT 0x0 #define COHER_DEST_BASE_3__DEST_BASE_256B_MASK 0xffffffff #define COHER_DEST_BASE_3__DEST_BASE_256B__SHIFT 0x0 #define COHER_DEST_BASE_HI_0__DEST_BASE_HI_256B_MASK 0xffffffff #define COHER_DEST_BASE_HI_0__DEST_BASE_HI_256B__SHIFT 0x0 #define COHER_DEST_BASE_HI_1__DEST_BASE_HI_256B_MASK 0xffffffff #define COHER_DEST_BASE_HI_1__DEST_BASE_HI_256B__SHIFT 0x0 #define COHER_DEST_BASE_HI_2__DEST_BASE_HI_256B_MASK 0xffffffff #define COHER_DEST_BASE_HI_2__DEST_BASE_HI_256B__SHIFT 0x0 #define COHER_DEST_BASE_HI_3__DEST_BASE_HI_256B_MASK 0xffffffff #define COHER_DEST_BASE_HI_3__DEST_BASE_HI_256B__SHIFT 0x0 #define CP_DMA_ME_SRC_ADDR__SRC_ADDR_MASK 0xffffffff #define CP_DMA_ME_SRC_ADDR__SRC_ADDR__SHIFT 0x0 #define CP_DMA_ME_SRC_ADDR_HI__SRC_ADDR_HI_MASK 0xffff #define CP_DMA_ME_SRC_ADDR_HI__SRC_ADDR_HI__SHIFT 0x0 #define CP_DMA_ME_DST_ADDR__DST_ADDR_MASK 0xffffffff #define CP_DMA_ME_DST_ADDR__DST_ADDR__SHIFT 0x0 #define CP_DMA_ME_DST_ADDR_HI__DST_ADDR_HI_MASK 0xffff #define CP_DMA_ME_DST_ADDR_HI__DST_ADDR_HI__SHIFT 0x0 #define CP_DMA_ME_CONTROL__SRC_MTYPE_MASK 0xc00 #define CP_DMA_ME_CONTROL__SRC_MTYPE__SHIFT 0xa #define CP_DMA_ME_CONTROL__SRC_ATC_MASK 0x1000 #define CP_DMA_ME_CONTROL__SRC_ATC__SHIFT 0xc #define CP_DMA_ME_CONTROL__SRC_CACHE_POLICY_MASK 0x2000 #define CP_DMA_ME_CONTROL__SRC_CACHE_POLICY__SHIFT 0xd #define CP_DMA_ME_CONTROL__DST_SELECT_MASK 0x300000 #define CP_DMA_ME_CONTROL__DST_SELECT__SHIFT 0x14 #define CP_DMA_ME_CONTROL__DST_MTYPE_MASK 0xc00000 #define CP_DMA_ME_CONTROL__DST_MTYPE__SHIFT 0x16 #define CP_DMA_ME_CONTROL__DST_ATC_MASK 0x1000000 #define CP_DMA_ME_CONTROL__DST_ATC__SHIFT 0x18 #define CP_DMA_ME_CONTROL__DST_CACHE_POLICY_MASK 0x2000000 #define CP_DMA_ME_CONTROL__DST_CACHE_POLICY__SHIFT 0x19 #define CP_DMA_ME_CONTROL__SRC_SELECT_MASK 0x60000000 #define CP_DMA_ME_CONTROL__SRC_SELECT__SHIFT 0x1d #define CP_DMA_ME_COMMAND__BYTE_COUNT_MASK 0x1fffff #define CP_DMA_ME_COMMAND__BYTE_COUNT__SHIFT 0x0 #define CP_DMA_ME_COMMAND__DIS_WC_MASK 0x200000 #define CP_DMA_ME_COMMAND__DIS_WC__SHIFT 0x15 #define CP_DMA_ME_COMMAND__SRC_SWAP_MASK 0xc00000 #define CP_DMA_ME_COMMAND__SRC_SWAP__SHIFT 0x16 #define CP_DMA_ME_COMMAND__DST_SWAP_MASK 0x3000000 #define CP_DMA_ME_COMMAND__DST_SWAP__SHIFT 0x18 #define CP_DMA_ME_COMMAND__SAS_MASK 0x4000000 #define CP_DMA_ME_COMMAND__SAS__SHIFT 0x1a #define CP_DMA_ME_COMMAND__DAS_MASK 0x8000000 #define CP_DMA_ME_COMMAND__DAS__SHIFT 0x1b #define CP_DMA_ME_COMMAND__SAIC_MASK 0x10000000 #define CP_DMA_ME_COMMAND__SAIC__SHIFT 0x1c #define CP_DMA_ME_COMMAND__DAIC_MASK 0x20000000 #define CP_DMA_ME_COMMAND__DAIC__SHIFT 0x1d #define CP_DMA_ME_COMMAND__RAW_WAIT_MASK 0x40000000 #define CP_DMA_ME_COMMAND__RAW_WAIT__SHIFT 0x1e #define CP_DMA_PFP_SRC_ADDR__SRC_ADDR_MASK 0xffffffff #define CP_DMA_PFP_SRC_ADDR__SRC_ADDR__SHIFT 0x0 #define CP_DMA_PFP_SRC_ADDR_HI__SRC_ADDR_HI_MASK 0xffff #define CP_DMA_PFP_SRC_ADDR_HI__SRC_ADDR_HI__SHIFT 0x0 #define CP_DMA_PFP_DST_ADDR__DST_ADDR_MASK 0xffffffff #define CP_DMA_PFP_DST_ADDR__DST_ADDR__SHIFT 0x0 #define CP_DMA_PFP_DST_ADDR_HI__DST_ADDR_HI_MASK 0xffff #define CP_DMA_PFP_DST_ADDR_HI__DST_ADDR_HI__SHIFT 0x0 #define CP_DMA_PFP_CONTROL__SRC_MTYPE_MASK 0xc00 #define CP_DMA_PFP_CONTROL__SRC_MTYPE__SHIFT 0xa #define CP_DMA_PFP_CONTROL__SRC_ATC_MASK 0x1000 #define CP_DMA_PFP_CONTROL__SRC_ATC__SHIFT 0xc #define CP_DMA_PFP_CONTROL__SRC_CACHE_POLICY_MASK 0x2000 #define CP_DMA_PFP_CONTROL__SRC_CACHE_POLICY__SHIFT 0xd #define CP_DMA_PFP_CONTROL__DST_SELECT_MASK 0x300000 #define CP_DMA_PFP_CONTROL__DST_SELECT__SHIFT 0x14 #define CP_DMA_PFP_CONTROL__DST_MTYPE_MASK 0xc00000 #define CP_DMA_PFP_CONTROL__DST_MTYPE__SHIFT 0x16 #define CP_DMA_PFP_CONTROL__DST_ATC_MASK 0x1000000 #define CP_DMA_PFP_CONTROL__DST_ATC__SHIFT 0x18 #define CP_DMA_PFP_CONTROL__DST_CACHE_POLICY_MASK 0x2000000 #define CP_DMA_PFP_CONTROL__DST_CACHE_POLICY__SHIFT 0x19 #define CP_DMA_PFP_CONTROL__SRC_SELECT_MASK 0x60000000 #define CP_DMA_PFP_CONTROL__SRC_SELECT__SHIFT 0x1d #define CP_DMA_PFP_COMMAND__BYTE_COUNT_MASK 0x1fffff #define CP_DMA_PFP_COMMAND__BYTE_COUNT__SHIFT 0x0 #define CP_DMA_PFP_COMMAND__DIS_WC_MASK 0x200000 #define CP_DMA_PFP_COMMAND__DIS_WC__SHIFT 0x15 #define CP_DMA_PFP_COMMAND__SRC_SWAP_MASK 0xc00000 #define CP_DMA_PFP_COMMAND__SRC_SWAP__SHIFT 0x16 #define CP_DMA_PFP_COMMAND__DST_SWAP_MASK 0x3000000 #define CP_DMA_PFP_COMMAND__DST_SWAP__SHIFT 0x18 #define CP_DMA_PFP_COMMAND__SAS_MASK 0x4000000 #define CP_DMA_PFP_COMMAND__SAS__SHIFT 0x1a #define CP_DMA_PFP_COMMAND__DAS_MASK 0x8000000 #define CP_DMA_PFP_COMMAND__DAS__SHIFT 0x1b #define CP_DMA_PFP_COMMAND__SAIC_MASK 0x10000000 #define CP_DMA_PFP_COMMAND__SAIC__SHIFT 0x1c #define CP_DMA_PFP_COMMAND__DAIC_MASK 0x20000000 #define CP_DMA_PFP_COMMAND__DAIC__SHIFT 0x1d #define CP_DMA_PFP_COMMAND__RAW_WAIT_MASK 0x40000000 #define CP_DMA_PFP_COMMAND__RAW_WAIT__SHIFT 0x1e #define CP_DMA_CNTL__MIN_AVAILSZ_MASK 0x30 #define CP_DMA_CNTL__MIN_AVAILSZ__SHIFT 0x4 #define CP_DMA_CNTL__BUFFER_DEPTH_MASK 0xf0000 #define CP_DMA_CNTL__BUFFER_DEPTH__SHIFT 0x10 #define CP_DMA_CNTL__PIO_FIFO_EMPTY_MASK 0x10000000 #define CP_DMA_CNTL__PIO_FIFO_EMPTY__SHIFT 0x1c #define CP_DMA_CNTL__PIO_FIFO_FULL_MASK 0x20000000 #define CP_DMA_CNTL__PIO_FIFO_FULL__SHIFT 0x1d #define CP_DMA_CNTL__PIO_COUNT_MASK 0xc0000000 #define CP_DMA_CNTL__PIO_COUNT__SHIFT 0x1e #define CP_DMA_READ_TAGS__DMA_READ_TAG_MASK 0x3ffffff #define CP_DMA_READ_TAGS__DMA_READ_TAG__SHIFT 0x0 #define CP_DMA_READ_TAGS__DMA_READ_TAG_VALID_MASK 0x10000000 #define CP_DMA_READ_TAGS__DMA_READ_TAG_VALID__SHIFT 0x1c #define CP_PFP_IB_CONTROL__IB_EN_MASK 0xff #define CP_PFP_IB_CONTROL__IB_EN__SHIFT 0x0 #define CP_PFP_LOAD_CONTROL__CONFIG_REG_EN_MASK 0x1 #define CP_PFP_LOAD_CONTROL__CONFIG_REG_EN__SHIFT 0x0 #define CP_PFP_LOAD_CONTROL__CNTX_REG_EN_MASK 0x2 #define CP_PFP_LOAD_CONTROL__CNTX_REG_EN__SHIFT 0x1 #define CP_PFP_LOAD_CONTROL__SH_GFX_REG_EN_MASK 0x10000 #define CP_PFP_LOAD_CONTROL__SH_GFX_REG_EN__SHIFT 0x10 #define CP_PFP_LOAD_CONTROL__SH_CS_REG_EN_MASK 0x1000000 #define CP_PFP_LOAD_CONTROL__SH_CS_REG_EN__SHIFT 0x18 #define CP_SCRATCH_INDEX__SCRATCH_INDEX_MASK 0xff #define CP_SCRATCH_INDEX__SCRATCH_INDEX__SHIFT 0x0 #define CP_SCRATCH_DATA__SCRATCH_DATA_MASK 0xffffffff #define CP_SCRATCH_DATA__SCRATCH_DATA__SHIFT 0x0 #define CP_RB_OFFSET__RB_OFFSET_MASK 0xfffff #define CP_RB_OFFSET__RB_OFFSET__SHIFT 0x0 #define CP_IB1_OFFSET__IB1_OFFSET_MASK 0xfffff #define CP_IB1_OFFSET__IB1_OFFSET__SHIFT 0x0 #define CP_IB2_OFFSET__IB2_OFFSET_MASK 0xfffff #define CP_IB2_OFFSET__IB2_OFFSET__SHIFT 0x0 #define CP_IB1_PREAMBLE_BEGIN__IB1_PREAMBLE_BEGIN_MASK 0xfffff #define CP_IB1_PREAMBLE_BEGIN__IB1_PREAMBLE_BEGIN__SHIFT 0x0 #define CP_IB1_PREAMBLE_END__IB1_PREAMBLE_END_MASK 0xfffff #define CP_IB1_PREAMBLE_END__IB1_PREAMBLE_END__SHIFT 0x0 #define CP_IB2_PREAMBLE_BEGIN__IB2_PREAMBLE_BEGIN_MASK 0xfffff #define CP_IB2_PREAMBLE_BEGIN__IB2_PREAMBLE_BEGIN__SHIFT 0x0 #define CP_IB2_PREAMBLE_END__IB2_PREAMBLE_END_MASK 0xfffff #define CP_IB2_PREAMBLE_END__IB2_PREAMBLE_END__SHIFT 0x0 #define CP_CE_IB1_OFFSET__IB1_OFFSET_MASK 0xfffff #define CP_CE_IB1_OFFSET__IB1_OFFSET__SHIFT 0x0 #define CP_CE_IB2_OFFSET__IB2_OFFSET_MASK 0xfffff #define CP_CE_IB2_OFFSET__IB2_OFFSET__SHIFT 0x0 #define CP_CE_COUNTER__CONST_ENGINE_COUNT_MASK 0xffffffff #define CP_CE_COUNTER__CONST_ENGINE_COUNT__SHIFT 0x0 #define CP_CE_RB_OFFSET__RB_OFFSET_MASK 0xfffff #define CP_CE_RB_OFFSET__RB_OFFSET__SHIFT 0x0 #define CP_PFP_COMPLETION_STATUS__STATUS_MASK 0x3 #define CP_PFP_COMPLETION_STATUS__STATUS__SHIFT 0x0 #define CP_CE_COMPLETION_STATUS__STATUS_MASK 0x3 #define CP_CE_COMPLETION_STATUS__STATUS__SHIFT 0x0 #define CP_PRED_NOT_VISIBLE__NOT_VISIBLE_MASK 0x1 #define CP_PRED_NOT_VISIBLE__NOT_VISIBLE__SHIFT 0x0 #define CP_PFP_METADATA_BASE_ADDR__ADDR_LO_MASK 0xffffffff #define CP_PFP_METADATA_BASE_ADDR__ADDR_LO__SHIFT 0x0 #define CP_PFP_METADATA_BASE_ADDR_HI__ADDR_HI_MASK 0xffff #define CP_PFP_METADATA_BASE_ADDR_HI__ADDR_HI__SHIFT 0x0 #define CP_CE_METADATA_BASE_ADDR__ADDR_LO_MASK 0xffffffff #define CP_CE_METADATA_BASE_ADDR__ADDR_LO__SHIFT 0x0 #define CP_CE_METADATA_BASE_ADDR_HI__ADDR_HI_MASK 0xffff #define CP_CE_METADATA_BASE_ADDR_HI__ADDR_HI__SHIFT 0x0 #define CP_DRAW_INDX_INDR_ADDR__ADDR_LO_MASK 0xffffffff #define CP_DRAW_INDX_INDR_ADDR__ADDR_LO__SHIFT 0x0 #define CP_DRAW_INDX_INDR_ADDR_HI__ADDR_HI_MASK 0xffff #define CP_DRAW_INDX_INDR_ADDR_HI__ADDR_HI__SHIFT 0x0 #define CP_DISPATCH_INDR_ADDR__ADDR_LO_MASK 0xffffffff #define CP_DISPATCH_INDR_ADDR__ADDR_LO__SHIFT 0x0 #define CP_DISPATCH_INDR_ADDR_HI__ADDR_HI_MASK 0xffff #define CP_DISPATCH_INDR_ADDR_HI__ADDR_HI__SHIFT 0x0 #define CP_INDEX_BASE_ADDR__ADDR_LO_MASK 0xffffffff #define CP_INDEX_BASE_ADDR__ADDR_LO__SHIFT 0x0 #define CP_INDEX_BASE_ADDR_HI__ADDR_HI_MASK 0xffff #define CP_INDEX_BASE_ADDR_HI__ADDR_HI__SHIFT 0x0 #define CP_INDEX_TYPE__INDEX_TYPE_MASK 0x3 #define CP_INDEX_TYPE__INDEX_TYPE__SHIFT 0x0 #define CP_GDS_BKUP_ADDR__ADDR_LO_MASK 0xffffffff #define CP_GDS_BKUP_ADDR__ADDR_LO__SHIFT 0x0 #define CP_GDS_BKUP_ADDR_HI__ADDR_HI_MASK 0xffff #define CP_GDS_BKUP_ADDR_HI__ADDR_HI__SHIFT 0x0 #define CP_SAMPLE_STATUS__Z_PASS_ACITVE_MASK 0x1 #define CP_SAMPLE_STATUS__Z_PASS_ACITVE__SHIFT 0x0 #define CP_SAMPLE_STATUS__STREAMOUT_ACTIVE_MASK 0x2 #define CP_SAMPLE_STATUS__STREAMOUT_ACTIVE__SHIFT 0x1 #define CP_SAMPLE_STATUS__PIPELINE_ACTIVE_MASK 0x4 #define CP_SAMPLE_STATUS__PIPELINE_ACTIVE__SHIFT 0x2 #define CP_SAMPLE_STATUS__STIPPLE_ACTIVE_MASK 0x8 #define CP_SAMPLE_STATUS__STIPPLE_ACTIVE__SHIFT 0x3 #define CP_SAMPLE_STATUS__VGT_BUFFERS_ACTIVE_MASK 0x10 #define CP_SAMPLE_STATUS__VGT_BUFFERS_ACTIVE__SHIFT 0x4 #define CP_SAMPLE_STATUS__SCREEN_EXT_ACTIVE_MASK 0x20 #define CP_SAMPLE_STATUS__SCREEN_EXT_ACTIVE__SHIFT 0x5 #define CP_SAMPLE_STATUS__DRAW_INDIRECT_ACTIVE_MASK 0x40 #define CP_SAMPLE_STATUS__DRAW_INDIRECT_ACTIVE__SHIFT 0x6 #define CP_SAMPLE_STATUS__DISP_INDIRECT_ACTIVE_MASK 0x80 #define CP_SAMPLE_STATUS__DISP_INDIRECT_ACTIVE__SHIFT 0x7 #define CP_STALLED_STAT1__RBIU_TO_DMA_NOT_RDY_TO_RCV_MASK 0x1 #define CP_STALLED_STAT1__RBIU_TO_DMA_NOT_RDY_TO_RCV__SHIFT 0x0 #define CP_STALLED_STAT1__RBIU_TO_SEM_NOT_RDY_TO_RCV_MASK 0x4 #define CP_STALLED_STAT1__RBIU_TO_SEM_NOT_RDY_TO_RCV__SHIFT 0x2 #define CP_STALLED_STAT1__RBIU_TO_MEMWR_NOT_RDY_TO_RCV_MASK 0x10 #define CP_STALLED_STAT1__RBIU_TO_MEMWR_NOT_RDY_TO_RCV__SHIFT 0x4 #define CP_STALLED_STAT1__ME_HAS_ACTIVE_CE_BUFFER_FLAG_MASK 0x400 #define CP_STALLED_STAT1__ME_HAS_ACTIVE_CE_BUFFER_FLAG__SHIFT 0xa #define CP_STALLED_STAT1__ME_HAS_ACTIVE_DE_BUFFER_FLAG_MASK 0x800 #define CP_STALLED_STAT1__ME_HAS_ACTIVE_DE_BUFFER_FLAG__SHIFT 0xb #define CP_STALLED_STAT1__ME_STALLED_ON_TC_WR_CONFIRM_MASK 0x1000 #define CP_STALLED_STAT1__ME_STALLED_ON_TC_WR_CONFIRM__SHIFT 0xc #define CP_STALLED_STAT1__ME_STALLED_ON_ATOMIC_RTN_DATA_MASK 0x2000 #define CP_STALLED_STAT1__ME_STALLED_ON_ATOMIC_RTN_DATA__SHIFT 0xd #define CP_STALLED_STAT1__ME_WAITING_ON_TC_READ_DATA_MASK 0x4000 #define CP_STALLED_STAT1__ME_WAITING_ON_TC_READ_DATA__SHIFT 0xe #define CP_STALLED_STAT1__ME_WAITING_ON_REG_READ_DATA_MASK 0x8000 #define CP_STALLED_STAT1__ME_WAITING_ON_REG_READ_DATA__SHIFT 0xf #define CP_STALLED_STAT1__RCIU_WAITING_ON_GDS_FREE_MASK 0x800000 #define CP_STALLED_STAT1__RCIU_WAITING_ON_GDS_FREE__SHIFT 0x17 #define CP_STALLED_STAT1__RCIU_WAITING_ON_GRBM_FREE_MASK 0x1000000 #define CP_STALLED_STAT1__RCIU_WAITING_ON_GRBM_FREE__SHIFT 0x18 #define CP_STALLED_STAT1__RCIU_WAITING_ON_VGT_FREE_MASK 0x2000000 #define CP_STALLED_STAT1__RCIU_WAITING_ON_VGT_FREE__SHIFT 0x19 #define CP_STALLED_STAT1__RCIU_STALLED_ON_ME_READ_MASK 0x4000000 #define CP_STALLED_STAT1__RCIU_STALLED_ON_ME_READ__SHIFT 0x1a #define CP_STALLED_STAT1__RCIU_STALLED_ON_DMA_READ_MASK 0x8000000 #define CP_STALLED_STAT1__RCIU_STALLED_ON_DMA_READ__SHIFT 0x1b #define CP_STALLED_STAT1__RCIU_STALLED_ON_APPEND_READ_MASK 0x10000000 #define CP_STALLED_STAT1__RCIU_STALLED_ON_APPEND_READ__SHIFT 0x1c #define CP_STALLED_STAT1__RCIU_HALTED_BY_REG_VIOLATION_MASK 0x20000000 #define CP_STALLED_STAT1__RCIU_HALTED_BY_REG_VIOLATION__SHIFT 0x1d #define CP_STALLED_STAT2__PFP_TO_CSF_NOT_RDY_TO_RCV_MASK 0x1 #define CP_STALLED_STAT2__PFP_TO_CSF_NOT_RDY_TO_RCV__SHIFT 0x0 #define CP_STALLED_STAT2__PFP_TO_MEQ_NOT_RDY_TO_RCV_MASK 0x2 #define CP_STALLED_STAT2__PFP_TO_MEQ_NOT_RDY_TO_RCV__SHIFT 0x1 #define CP_STALLED_STAT2__PFP_TO_RCIU_NOT_RDY_TO_RCV_MASK 0x4 #define CP_STALLED_STAT2__PFP_TO_RCIU_NOT_RDY_TO_RCV__SHIFT 0x2 #define CP_STALLED_STAT2__PFP_TO_VGT_WRITES_PENDING_MASK 0x10 #define CP_STALLED_STAT2__PFP_TO_VGT_WRITES_PENDING__SHIFT 0x4 #define CP_STALLED_STAT2__PFP_RCIU_READ_PENDING_MASK 0x20 #define CP_STALLED_STAT2__PFP_RCIU_READ_PENDING__SHIFT 0x5 #define CP_STALLED_STAT2__PFP_WAITING_ON_BUFFER_DATA_MASK 0x100 #define CP_STALLED_STAT2__PFP_WAITING_ON_BUFFER_DATA__SHIFT 0x8 #define CP_STALLED_STAT2__ME_WAIT_ON_CE_COUNTER_MASK 0x200 #define CP_STALLED_STAT2__ME_WAIT_ON_CE_COUNTER__SHIFT 0x9 #define CP_STALLED_STAT2__ME_WAIT_ON_AVAIL_BUFFER_MASK 0x400 #define CP_STALLED_STAT2__ME_WAIT_ON_AVAIL_BUFFER__SHIFT 0xa #define CP_STALLED_STAT2__GFX_CNTX_NOT_AVAIL_TO_ME_MASK 0x800 #define CP_STALLED_STAT2__GFX_CNTX_NOT_AVAIL_TO_ME__SHIFT 0xb #define CP_STALLED_STAT2__ME_RCIU_NOT_RDY_TO_RCV_MASK 0x1000 #define CP_STALLED_STAT2__ME_RCIU_NOT_RDY_TO_RCV__SHIFT 0xc #define CP_STALLED_STAT2__ME_TO_CONST_NOT_RDY_TO_RCV_MASK 0x2000 #define CP_STALLED_STAT2__ME_TO_CONST_NOT_RDY_TO_RCV__SHIFT 0xd #define CP_STALLED_STAT2__ME_WAITING_DATA_FROM_PFP_MASK 0x4000 #define CP_STALLED_STAT2__ME_WAITING_DATA_FROM_PFP__SHIFT 0xe #define CP_STALLED_STAT2__ME_WAITING_ON_PARTIAL_FLUSH_MASK 0x8000 #define CP_STALLED_STAT2__ME_WAITING_ON_PARTIAL_FLUSH__SHIFT 0xf #define CP_STALLED_STAT2__MEQ_TO_ME_NOT_RDY_TO_RCV_MASK 0x10000 #define CP_STALLED_STAT2__MEQ_TO_ME_NOT_RDY_TO_RCV__SHIFT 0x10 #define CP_STALLED_STAT2__STQ_TO_ME_NOT_RDY_TO_RCV_MASK 0x20000 #define CP_STALLED_STAT2__STQ_TO_ME_NOT_RDY_TO_RCV__SHIFT 0x11 #define CP_STALLED_STAT2__ME_WAITING_DATA_FROM_STQ_MASK 0x40000 #define CP_STALLED_STAT2__ME_WAITING_DATA_FROM_STQ__SHIFT 0x12 #define CP_STALLED_STAT2__PFP_STALLED_ON_TC_WR_CONFIRM_MASK 0x80000 #define CP_STALLED_STAT2__PFP_STALLED_ON_TC_WR_CONFIRM__SHIFT 0x13 #define CP_STALLED_STAT2__PFP_STALLED_ON_ATOMIC_RTN_DATA_MASK 0x100000 #define CP_STALLED_STAT2__PFP_STALLED_ON_ATOMIC_RTN_DATA__SHIFT 0x14 #define CP_STALLED_STAT2__EOPD_FIFO_NEEDS_SC_EOP_DONE_MASK 0x200000 #define CP_STALLED_STAT2__EOPD_FIFO_NEEDS_SC_EOP_DONE__SHIFT 0x15 #define CP_STALLED_STAT2__EOPD_FIFO_NEEDS_WR_CONFIRM_MASK 0x400000 #define CP_STALLED_STAT2__EOPD_FIFO_NEEDS_WR_CONFIRM__SHIFT 0x16 #define CP_STALLED_STAT2__STRMO_WR_OF_PRIM_DATA_PENDING_MASK 0x800000 #define CP_STALLED_STAT2__STRMO_WR_OF_PRIM_DATA_PENDING__SHIFT 0x17 #define CP_STALLED_STAT2__PIPE_STATS_WR_DATA_PENDING_MASK 0x1000000 #define CP_STALLED_STAT2__PIPE_STATS_WR_DATA_PENDING__SHIFT 0x18 #define CP_STALLED_STAT2__APPEND_RDY_WAIT_ON_CS_DONE_MASK 0x2000000 #define CP_STALLED_STAT2__APPEND_RDY_WAIT_ON_CS_DONE__SHIFT 0x19 #define CP_STALLED_STAT2__APPEND_RDY_WAIT_ON_PS_DONE_MASK 0x4000000 #define CP_STALLED_STAT2__APPEND_RDY_WAIT_ON_PS_DONE__SHIFT 0x1a #define CP_STALLED_STAT2__APPEND_WAIT_ON_WR_CONFIRM_MASK 0x8000000 #define CP_STALLED_STAT2__APPEND_WAIT_ON_WR_CONFIRM__SHIFT 0x1b #define CP_STALLED_STAT2__APPEND_ACTIVE_PARTITION_MASK 0x10000000 #define CP_STALLED_STAT2__APPEND_ACTIVE_PARTITION__SHIFT 0x1c #define CP_STALLED_STAT2__APPEND_WAITING_TO_SEND_MEMWRITE_MASK 0x20000000 #define CP_STALLED_STAT2__APPEND_WAITING_TO_SEND_MEMWRITE__SHIFT 0x1d #define CP_STALLED_STAT2__SURF_SYNC_NEEDS_IDLE_CNTXS_MASK 0x40000000 #define CP_STALLED_STAT2__SURF_SYNC_NEEDS_IDLE_CNTXS__SHIFT 0x1e #define CP_STALLED_STAT2__SURF_SYNC_NEEDS_ALL_CLEAN_MASK 0x80000000 #define CP_STALLED_STAT2__SURF_SYNC_NEEDS_ALL_CLEAN__SHIFT 0x1f #define CP_STALLED_STAT3__CE_TO_CSF_NOT_RDY_TO_RCV_MASK 0x1 #define CP_STALLED_STAT3__CE_TO_CSF_NOT_RDY_TO_RCV__SHIFT 0x0 #define CP_STALLED_STAT3__CE_TO_RAM_INIT_FETCHER_NOT_RDY_TO_RCV_MASK 0x2 #define CP_STALLED_STAT3__CE_TO_RAM_INIT_FETCHER_NOT_RDY_TO_RCV__SHIFT 0x1 #define CP_STALLED_STAT3__CE_WAITING_ON_DATA_FROM_RAM_INIT_FETCHER_MASK 0x4 #define CP_STALLED_STAT3__CE_WAITING_ON_DATA_FROM_RAM_INIT_FETCHER__SHIFT 0x2 #define CP_STALLED_STAT3__CE_TO_RAM_INIT_NOT_RDY_MASK 0x8 #define CP_STALLED_STAT3__CE_TO_RAM_INIT_NOT_RDY__SHIFT 0x3 #define CP_STALLED_STAT3__CE_TO_RAM_DUMP_NOT_RDY_MASK 0x10 #define CP_STALLED_STAT3__CE_TO_RAM_DUMP_NOT_RDY__SHIFT 0x4 #define CP_STALLED_STAT3__CE_TO_RAM_WRITE_NOT_RDY_MASK 0x20 #define CP_STALLED_STAT3__CE_TO_RAM_WRITE_NOT_RDY__SHIFT 0x5 #define CP_STALLED_STAT3__CE_TO_INC_FIFO_NOT_RDY_TO_RCV_MASK 0x40 #define CP_STALLED_STAT3__CE_TO_INC_FIFO_NOT_RDY_TO_RCV__SHIFT 0x6 #define CP_STALLED_STAT3__CE_TO_WR_FIFO_NOT_RDY_TO_RCV_MASK 0x80 #define CP_STALLED_STAT3__CE_TO_WR_FIFO_NOT_RDY_TO_RCV__SHIFT 0x7 #define CP_STALLED_STAT3__CE_WAITING_ON_BUFFER_DATA_MASK 0x400 #define CP_STALLED_STAT3__CE_WAITING_ON_BUFFER_DATA__SHIFT 0xa #define CP_STALLED_STAT3__CE_WAITING_ON_CE_BUFFER_FLAG_MASK 0x800 #define CP_STALLED_STAT3__CE_WAITING_ON_CE_BUFFER_FLAG__SHIFT 0xb #define CP_STALLED_STAT3__CE_WAITING_ON_DE_COUNTER_MASK 0x1000 #define CP_STALLED_STAT3__CE_WAITING_ON_DE_COUNTER__SHIFT 0xc #define CP_STALLED_STAT3__CE_WAITING_ON_DE_COUNTER_UNDERFLOW_MASK 0x2000 #define CP_STALLED_STAT3__CE_WAITING_ON_DE_COUNTER_UNDERFLOW__SHIFT 0xd #define CP_STALLED_STAT3__TCIU_WAITING_ON_FREE_MASK 0x4000 #define CP_STALLED_STAT3__TCIU_WAITING_ON_FREE__SHIFT 0xe #define CP_STALLED_STAT3__TCIU_WAITING_ON_TAGS_MASK 0x8000 #define CP_STALLED_STAT3__TCIU_WAITING_ON_TAGS__SHIFT 0xf #define CP_STALLED_STAT3__CE_STALLED_ON_TC_WR_CONFIRM_MASK 0x10000 #define CP_STALLED_STAT3__CE_STALLED_ON_TC_WR_CONFIRM__SHIFT 0x10 #define CP_STALLED_STAT3__CE_STALLED_ON_ATOMIC_RTN_DATA_MASK 0x20000 #define CP_STALLED_STAT3__CE_STALLED_ON_ATOMIC_RTN_DATA__SHIFT 0x11 #define CP_STALLED_STAT3__ATCL2IU_WAITING_ON_FREE_MASK 0x40000 #define CP_STALLED_STAT3__ATCL2IU_WAITING_ON_FREE__SHIFT 0x12 #define CP_STALLED_STAT3__ATCL2IU_WAITING_ON_TAGS_MASK 0x80000 #define CP_STALLED_STAT3__ATCL2IU_WAITING_ON_TAGS__SHIFT 0x13 #define CP_STALLED_STAT3__ATCL1_WAITING_ON_TRANS_MASK 0x100000 #define CP_STALLED_STAT3__ATCL1_WAITING_ON_TRANS__SHIFT 0x14 #define CP_BUSY_STAT__REG_BUS_FIFO_BUSY_MASK 0x1 #define CP_BUSY_STAT__REG_BUS_FIFO_BUSY__SHIFT 0x0 #define CP_BUSY_STAT__COHER_CNT_NEQ_ZERO_MASK 0x40 #define CP_BUSY_STAT__COHER_CNT_NEQ_ZERO__SHIFT 0x6 #define CP_BUSY_STAT__PFP_PARSING_PACKETS_MASK 0x80 #define CP_BUSY_STAT__PFP_PARSING_PACKETS__SHIFT 0x7 #define CP_BUSY_STAT__ME_PARSING_PACKETS_MASK 0x100 #define CP_BUSY_STAT__ME_PARSING_PACKETS__SHIFT 0x8 #define CP_BUSY_STAT__RCIU_PFP_BUSY_MASK 0x200 #define CP_BUSY_STAT__RCIU_PFP_BUSY__SHIFT 0x9 #define CP_BUSY_STAT__RCIU_ME_BUSY_MASK 0x400 #define CP_BUSY_STAT__RCIU_ME_BUSY__SHIFT 0xa #define CP_BUSY_STAT__SEM_CMDFIFO_NOT_EMPTY_MASK 0x1000 #define CP_BUSY_STAT__SEM_CMDFIFO_NOT_EMPTY__SHIFT 0xc #define CP_BUSY_STAT__SEM_FAILED_AND_HOLDING_MASK 0x2000 #define CP_BUSY_STAT__SEM_FAILED_AND_HOLDING__SHIFT 0xd #define CP_BUSY_STAT__SEM_POLLING_FOR_PASS_MASK 0x4000 #define CP_BUSY_STAT__SEM_POLLING_FOR_PASS__SHIFT 0xe #define CP_BUSY_STAT__GFX_CONTEXT_BUSY_MASK 0x8000 #define CP_BUSY_STAT__GFX_CONTEXT_BUSY__SHIFT 0xf #define CP_BUSY_STAT__ME_PARSER_BUSY_MASK 0x20000 #define CP_BUSY_STAT__ME_PARSER_BUSY__SHIFT 0x11 #define CP_BUSY_STAT__EOP_DONE_BUSY_MASK 0x40000 #define CP_BUSY_STAT__EOP_DONE_BUSY__SHIFT 0x12 #define CP_BUSY_STAT__STRM_OUT_BUSY_MASK 0x80000 #define CP_BUSY_STAT__STRM_OUT_BUSY__SHIFT 0x13 #define CP_BUSY_STAT__PIPE_STATS_BUSY_MASK 0x100000 #define CP_BUSY_STAT__PIPE_STATS_BUSY__SHIFT 0x14 #define CP_BUSY_STAT__RCIU_CE_BUSY_MASK 0x200000 #define CP_BUSY_STAT__RCIU_CE_BUSY__SHIFT 0x15 #define CP_BUSY_STAT__CE_PARSING_PACKETS_MASK 0x400000 #define CP_BUSY_STAT__CE_PARSING_PACKETS__SHIFT 0x16 #define CP_STAT__ROQ_RING_BUSY_MASK 0x200 #define CP_STAT__ROQ_RING_BUSY__SHIFT 0x9 #define CP_STAT__ROQ_INDIRECT1_BUSY_MASK 0x400 #define CP_STAT__ROQ_INDIRECT1_BUSY__SHIFT 0xa #define CP_STAT__ROQ_INDIRECT2_BUSY_MASK 0x800 #define CP_STAT__ROQ_INDIRECT2_BUSY__SHIFT 0xb #define CP_STAT__ROQ_STATE_BUSY_MASK 0x1000 #define CP_STAT__ROQ_STATE_BUSY__SHIFT 0xc #define CP_STAT__DC_BUSY_MASK 0x2000 #define CP_STAT__DC_BUSY__SHIFT 0xd #define CP_STAT__ATCL2IU_BUSY_MASK 0x4000 #define CP_STAT__ATCL2IU_BUSY__SHIFT 0xe #define CP_STAT__PFP_BUSY_MASK 0x8000 #define CP_STAT__PFP_BUSY__SHIFT 0xf #define CP_STAT__MEQ_BUSY_MASK 0x10000 #define CP_STAT__MEQ_BUSY__SHIFT 0x10 #define CP_STAT__ME_BUSY_MASK 0x20000 #define CP_STAT__ME_BUSY__SHIFT 0x11 #define CP_STAT__QUERY_BUSY_MASK 0x40000 #define CP_STAT__QUERY_BUSY__SHIFT 0x12 #define CP_STAT__SEMAPHORE_BUSY_MASK 0x80000 #define CP_STAT__SEMAPHORE_BUSY__SHIFT 0x13 #define CP_STAT__INTERRUPT_BUSY_MASK 0x100000 #define CP_STAT__INTERRUPT_BUSY__SHIFT 0x14 #define CP_STAT__SURFACE_SYNC_BUSY_MASK 0x200000 #define CP_STAT__SURFACE_SYNC_BUSY__SHIFT 0x15 #define CP_STAT__DMA_BUSY_MASK 0x400000 #define CP_STAT__DMA_BUSY__SHIFT 0x16 #define CP_STAT__RCIU_BUSY_MASK 0x800000 #define CP_STAT__RCIU_BUSY__SHIFT 0x17 #define CP_STAT__SCRATCH_RAM_BUSY_MASK 0x1000000 #define CP_STAT__SCRATCH_RAM_BUSY__SHIFT 0x18 #define CP_STAT__CPC_CPG_BUSY_MASK 0x2000000 #define CP_STAT__CPC_CPG_BUSY__SHIFT 0x19 #define CP_STAT__CE_BUSY_MASK 0x4000000 #define CP_STAT__CE_BUSY__SHIFT 0x1a #define CP_STAT__TCIU_BUSY_MASK 0x8000000 #define CP_STAT__TCIU_BUSY__SHIFT 0x1b #define CP_STAT__ROQ_CE_RING_BUSY_MASK 0x10000000 #define CP_STAT__ROQ_CE_RING_BUSY__SHIFT 0x1c #define CP_STAT__ROQ_CE_INDIRECT1_BUSY_MASK 0x20000000 #define CP_STAT__ROQ_CE_INDIRECT1_BUSY__SHIFT 0x1d #define CP_STAT__ROQ_CE_INDIRECT2_BUSY_MASK 0x40000000 #define CP_STAT__ROQ_CE_INDIRECT2_BUSY__SHIFT 0x1e #define CP_STAT__CP_BUSY_MASK 0x80000000 #define CP_STAT__CP_BUSY__SHIFT 0x1f #define CP_ME_HEADER_DUMP__ME_HEADER_DUMP_MASK 0xffffffff #define CP_ME_HEADER_DUMP__ME_HEADER_DUMP__SHIFT 0x0 #define CP_PFP_HEADER_DUMP__PFP_HEADER_DUMP_MASK 0xffffffff #define CP_PFP_HEADER_DUMP__PFP_HEADER_DUMP__SHIFT 0x0 #define CP_GRBM_FREE_COUNT__FREE_COUNT_MASK 0x3f #define CP_GRBM_FREE_COUNT__FREE_COUNT__SHIFT 0x0 #define CP_GRBM_FREE_COUNT__FREE_COUNT_GDS_MASK 0x3f00 #define CP_GRBM_FREE_COUNT__FREE_COUNT_GDS__SHIFT 0x8 #define CP_GRBM_FREE_COUNT__FREE_COUNT_PFP_MASK 0x3f0000 #define CP_GRBM_FREE_COUNT__FREE_COUNT_PFP__SHIFT 0x10 #define CP_CE_HEADER_DUMP__CE_HEADER_DUMP_MASK 0xffffffff #define CP_CE_HEADER_DUMP__CE_HEADER_DUMP__SHIFT 0x0 #define CP_CSF_STAT__BUFFER_SLOTS_ALLOCATED_MASK 0xf #define CP_CSF_STAT__BUFFER_SLOTS_ALLOCATED__SHIFT 0x0 #define CP_CSF_STAT__BUFFER_REQUEST_COUNT_MASK 0x1ff00 #define CP_CSF_STAT__BUFFER_REQUEST_COUNT__SHIFT 0x8 #define CP_CSF_CNTL__FETCH_BUFFER_DEPTH_MASK 0xf #define CP_CSF_CNTL__FETCH_BUFFER_DEPTH__SHIFT 0x0 #define CP_ME_CNTL__CE_INVALIDATE_ICACHE_MASK 0x10 #define CP_ME_CNTL__CE_INVALIDATE_ICACHE__SHIFT 0x4 #define CP_ME_CNTL__PFP_INVALIDATE_ICACHE_MASK 0x40 #define CP_ME_CNTL__PFP_INVALIDATE_ICACHE__SHIFT 0x6 #define CP_ME_CNTL__ME_INVALIDATE_ICACHE_MASK 0x100 #define CP_ME_CNTL__ME_INVALIDATE_ICACHE__SHIFT 0x8 #define CP_ME_CNTL__CE_PIPE0_RESET_MASK 0x10000 #define CP_ME_CNTL__CE_PIPE0_RESET__SHIFT 0x10 #define CP_ME_CNTL__PFP_PIPE0_RESET_MASK 0x40000 #define CP_ME_CNTL__PFP_PIPE0_RESET__SHIFT 0x12 #define CP_ME_CNTL__ME_PIPE0_RESET_MASK 0x100000 #define CP_ME_CNTL__ME_PIPE0_RESET__SHIFT 0x14 #define CP_ME_CNTL__CE_HALT_MASK 0x1000000 #define CP_ME_CNTL__CE_HALT__SHIFT 0x18 #define CP_ME_CNTL__CE_STEP_MASK 0x2000000 #define CP_ME_CNTL__CE_STEP__SHIFT 0x19 #define CP_ME_CNTL__PFP_HALT_MASK 0x4000000 #define CP_ME_CNTL__PFP_HALT__SHIFT 0x1a #define CP_ME_CNTL__PFP_STEP_MASK 0x8000000 #define CP_ME_CNTL__PFP_STEP__SHIFT 0x1b #define CP_ME_CNTL__ME_HALT_MASK 0x10000000 #define CP_ME_CNTL__ME_HALT__SHIFT 0x1c #define CP_ME_CNTL__ME_STEP_MASK 0x20000000 #define CP_ME_CNTL__ME_STEP__SHIFT 0x1d #define CP_CNTX_STAT__ACTIVE_HP3D_CONTEXTS_MASK 0xff #define CP_CNTX_STAT__ACTIVE_HP3D_CONTEXTS__SHIFT 0x0 #define CP_CNTX_STAT__CURRENT_HP3D_CONTEXT_MASK 0x700 #define CP_CNTX_STAT__CURRENT_HP3D_CONTEXT__SHIFT 0x8 #define CP_CNTX_STAT__ACTIVE_GFX_CONTEXTS_MASK 0xff00000 #define CP_CNTX_STAT__ACTIVE_GFX_CONTEXTS__SHIFT 0x14 #define CP_CNTX_STAT__CURRENT_GFX_CONTEXT_MASK 0x70000000 #define CP_CNTX_STAT__CURRENT_GFX_CONTEXT__SHIFT 0x1c #define CP_ME_PREEMPTION__OBSOLETE_MASK 0x1 #define CP_ME_PREEMPTION__OBSOLETE__SHIFT 0x0 #define CP_RB0_RPTR__RB_RPTR_MASK 0xfffff #define CP_RB0_RPTR__RB_RPTR__SHIFT 0x0 #define CP_RB_RPTR__RB_RPTR_MASK 0xfffff #define CP_RB_RPTR__RB_RPTR__SHIFT 0x0 #define CP_RB1_RPTR__RB_RPTR_MASK 0xfffff #define CP_RB1_RPTR__RB_RPTR__SHIFT 0x0 #define CP_RB2_RPTR__RB_RPTR_MASK 0xfffff #define CP_RB2_RPTR__RB_RPTR__SHIFT 0x0 #define CP_RB_WPTR_DELAY__PRE_WRITE_TIMER_MASK 0xfffffff #define CP_RB_WPTR_DELAY__PRE_WRITE_TIMER__SHIFT 0x0 #define CP_RB_WPTR_DELAY__PRE_WRITE_LIMIT_MASK 0xf0000000 #define CP_RB_WPTR_DELAY__PRE_WRITE_LIMIT__SHIFT 0x1c #define CP_RB_WPTR_POLL_CNTL__POLL_FREQUENCY_MASK 0xffff #define CP_RB_WPTR_POLL_CNTL__POLL_FREQUENCY__SHIFT 0x0 #define CP_RB_WPTR_POLL_CNTL__IDLE_POLL_COUNT_MASK 0xffff0000 #define CP_RB_WPTR_POLL_CNTL__IDLE_POLL_COUNT__SHIFT 0x10 #define CP_CE_INIT_BASE_LO__INIT_BASE_LO_MASK 0xffffffe0 #define CP_CE_INIT_BASE_LO__INIT_BASE_LO__SHIFT 0x5 #define CP_CE_INIT_BASE_HI__INIT_BASE_HI_MASK 0xffff #define CP_CE_INIT_BASE_HI__INIT_BASE_HI__SHIFT 0x0 #define CP_CE_INIT_BUFSZ__INIT_BUFSZ_MASK 0xfff #define CP_CE_INIT_BUFSZ__INIT_BUFSZ__SHIFT 0x0 #define CP_CE_IB1_BASE_LO__IB1_BASE_LO_MASK 0xfffffffc #define CP_CE_IB1_BASE_LO__IB1_BASE_LO__SHIFT 0x2 #define CP_CE_IB1_BASE_HI__IB1_BASE_HI_MASK 0xffff #define CP_CE_IB1_BASE_HI__IB1_BASE_HI__SHIFT 0x0 #define CP_CE_IB1_BUFSZ__IB1_BUFSZ_MASK 0xfffff #define CP_CE_IB1_BUFSZ__IB1_BUFSZ__SHIFT 0x0 #define CP_CE_IB2_BASE_LO__IB2_BASE_LO_MASK 0xfffffffc #define CP_CE_IB2_BASE_LO__IB2_BASE_LO__SHIFT 0x2 #define CP_CE_IB2_BASE_HI__IB2_BASE_HI_MASK 0xffff #define CP_CE_IB2_BASE_HI__IB2_BASE_HI__SHIFT 0x0 #define CP_CE_IB2_BUFSZ__IB2_BUFSZ_MASK 0xfffff #define CP_CE_IB2_BUFSZ__IB2_BUFSZ__SHIFT 0x0 #define CP_IB1_BASE_LO__IB1_BASE_LO_MASK 0xfffffffc #define CP_IB1_BASE_LO__IB1_BASE_LO__SHIFT 0x2 #define CP_IB1_BASE_HI__IB1_BASE_HI_MASK 0xffff #define CP_IB1_BASE_HI__IB1_BASE_HI__SHIFT 0x0 #define CP_IB1_BUFSZ__IB1_BUFSZ_MASK 0xfffff #define CP_IB1_BUFSZ__IB1_BUFSZ__SHIFT 0x0 #define CP_IB2_BASE_LO__IB2_BASE_LO_MASK 0xfffffffc #define CP_IB2_BASE_LO__IB2_BASE_LO__SHIFT 0x2 #define CP_IB2_BASE_HI__IB2_BASE_HI_MASK 0xffff #define CP_IB2_BASE_HI__IB2_BASE_HI__SHIFT 0x0 #define CP_IB2_BUFSZ__IB2_BUFSZ_MASK 0xfffff #define CP_IB2_BUFSZ__IB2_BUFSZ__SHIFT 0x0 #define CP_ST_BASE_LO__ST_BASE_LO_MASK 0xfffffffc #define CP_ST_BASE_LO__ST_BASE_LO__SHIFT 0x2 #define CP_ST_BASE_HI__ST_BASE_HI_MASK 0xffff #define CP_ST_BASE_HI__ST_BASE_HI__SHIFT 0x0 #define CP_ST_BUFSZ__ST_BUFSZ_MASK 0xfffff #define CP_ST_BUFSZ__ST_BUFSZ__SHIFT 0x0 #define CP_ROQ_THRESHOLDS__IB1_START_MASK 0xff #define CP_ROQ_THRESHOLDS__IB1_START__SHIFT 0x0 #define CP_ROQ_THRESHOLDS__IB2_START_MASK 0xff00 #define CP_ROQ_THRESHOLDS__IB2_START__SHIFT 0x8 #define CP_MEQ_STQ_THRESHOLD__STQ_START_MASK 0xff #define CP_MEQ_STQ_THRESHOLD__STQ_START__SHIFT 0x0 #define CP_ROQ1_THRESHOLDS__RB1_START_MASK 0xff #define CP_ROQ1_THRESHOLDS__RB1_START__SHIFT 0x0 #define CP_ROQ1_THRESHOLDS__RB2_START_MASK 0xff00 #define CP_ROQ1_THRESHOLDS__RB2_START__SHIFT 0x8 #define CP_ROQ1_THRESHOLDS__R0_IB1_START_MASK 0xff0000 #define CP_ROQ1_THRESHOLDS__R0_IB1_START__SHIFT 0x10 #define CP_ROQ1_THRESHOLDS__R1_IB1_START_MASK 0xff000000 #define CP_ROQ1_THRESHOLDS__R1_IB1_START__SHIFT 0x18 #define CP_ROQ2_THRESHOLDS__R2_IB1_START_MASK 0xff #define CP_ROQ2_THRESHOLDS__R2_IB1_START__SHIFT 0x0 #define CP_ROQ2_THRESHOLDS__R0_IB2_START_MASK 0xff00 #define CP_ROQ2_THRESHOLDS__R0_IB2_START__SHIFT 0x8 #define CP_ROQ2_THRESHOLDS__R1_IB2_START_MASK 0xff0000 #define CP_ROQ2_THRESHOLDS__R1_IB2_START__SHIFT 0x10 #define CP_ROQ2_THRESHOLDS__R2_IB2_START_MASK 0xff000000 #define CP_ROQ2_THRESHOLDS__R2_IB2_START__SHIFT 0x18 #define CP_STQ_THRESHOLDS__STQ0_START_MASK 0xff #define CP_STQ_THRESHOLDS__STQ0_START__SHIFT 0x0 #define CP_STQ_THRESHOLDS__STQ1_START_MASK 0xff00 #define CP_STQ_THRESHOLDS__STQ1_START__SHIFT 0x8 #define CP_STQ_THRESHOLDS__STQ2_START_MASK 0xff0000 #define CP_STQ_THRESHOLDS__STQ2_START__SHIFT 0x10 #define CP_QUEUE_THRESHOLDS__ROQ_IB1_START_MASK 0x3f #define CP_QUEUE_THRESHOLDS__ROQ_IB1_START__SHIFT 0x0 #define CP_QUEUE_THRESHOLDS__ROQ_IB2_START_MASK 0x3f00 #define CP_QUEUE_THRESHOLDS__ROQ_IB2_START__SHIFT 0x8 #define CP_MEQ_THRESHOLDS__MEQ1_START_MASK 0xff #define CP_MEQ_THRESHOLDS__MEQ1_START__SHIFT 0x0 #define CP_MEQ_THRESHOLDS__MEQ2_START_MASK 0xff00 #define CP_MEQ_THRESHOLDS__MEQ2_START__SHIFT 0x8 #define CP_ROQ_AVAIL__ROQ_CNT_RING_MASK 0x7ff #define CP_ROQ_AVAIL__ROQ_CNT_RING__SHIFT 0x0 #define CP_ROQ_AVAIL__ROQ_CNT_IB1_MASK 0x7ff0000 #define CP_ROQ_AVAIL__ROQ_CNT_IB1__SHIFT 0x10 #define CP_STQ_AVAIL__STQ_CNT_MASK 0x1ff #define CP_STQ_AVAIL__STQ_CNT__SHIFT 0x0 #define CP_ROQ2_AVAIL__ROQ_CNT_IB2_MASK 0x7ff #define CP_ROQ2_AVAIL__ROQ_CNT_IB2__SHIFT 0x0 #define CP_MEQ_AVAIL__MEQ_CNT_MASK 0x3ff #define CP_MEQ_AVAIL__MEQ_CNT__SHIFT 0x0 #define CP_CMD_INDEX__CMD_INDEX_MASK 0x7ff #define CP_CMD_INDEX__CMD_INDEX__SHIFT 0x0 #define CP_CMD_INDEX__CMD_ME_SEL_MASK 0x3000 #define CP_CMD_INDEX__CMD_ME_SEL__SHIFT 0xc #define CP_CMD_INDEX__CMD_QUEUE_SEL_MASK 0x70000 #define CP_CMD_INDEX__CMD_QUEUE_SEL__SHIFT 0x10 #define CP_CMD_DATA__CMD_DATA_MASK 0xffffffff #define CP_CMD_DATA__CMD_DATA__SHIFT 0x0 #define CP_ROQ_RB_STAT__ROQ_RPTR_PRIMARY_MASK 0x3ff #define CP_ROQ_RB_STAT__ROQ_RPTR_PRIMARY__SHIFT 0x0 #define CP_ROQ_RB_STAT__ROQ_WPTR_PRIMARY_MASK 0x3ff0000 #define CP_ROQ_RB_STAT__ROQ_WPTR_PRIMARY__SHIFT 0x10 #define CP_ROQ_IB1_STAT__ROQ_RPTR_INDIRECT1_MASK 0x3ff #define CP_ROQ_IB1_STAT__ROQ_RPTR_INDIRECT1__SHIFT 0x0 #define CP_ROQ_IB1_STAT__ROQ_WPTR_INDIRECT1_MASK 0x3ff0000 #define CP_ROQ_IB1_STAT__ROQ_WPTR_INDIRECT1__SHIFT 0x10 #define CP_ROQ_IB2_STAT__ROQ_RPTR_INDIRECT2_MASK 0x3ff #define CP_ROQ_IB2_STAT__ROQ_RPTR_INDIRECT2__SHIFT 0x0 #define CP_ROQ_IB2_STAT__ROQ_WPTR_INDIRECT2_MASK 0x3ff0000 #define CP_ROQ_IB2_STAT__ROQ_WPTR_INDIRECT2__SHIFT 0x10 #define CP_STQ_STAT__STQ_RPTR_MASK 0x3ff #define CP_STQ_STAT__STQ_RPTR__SHIFT 0x0 #define CP_STQ_WR_STAT__STQ_WPTR_MASK 0x3ff #define CP_STQ_WR_STAT__STQ_WPTR__SHIFT 0x0 #define CP_MEQ_STAT__MEQ_RPTR_MASK 0x3ff #define CP_MEQ_STAT__MEQ_RPTR__SHIFT 0x0 #define CP_MEQ_STAT__MEQ_WPTR_MASK 0x3ff0000 #define CP_MEQ_STAT__MEQ_WPTR__SHIFT 0x10 #define CP_CEQ1_AVAIL__CEQ_CNT_RING_MASK 0x7ff #define CP_CEQ1_AVAIL__CEQ_CNT_RING__SHIFT 0x0 #define CP_CEQ1_AVAIL__CEQ_CNT_IB1_MASK 0x7ff0000 #define CP_CEQ1_AVAIL__CEQ_CNT_IB1__SHIFT 0x10 #define CP_CEQ2_AVAIL__CEQ_CNT_IB2_MASK 0x7ff #define CP_CEQ2_AVAIL__CEQ_CNT_IB2__SHIFT 0x0 #define CP_CE_ROQ_RB_STAT__CEQ_RPTR_PRIMARY_MASK 0x3ff #define CP_CE_ROQ_RB_STAT__CEQ_RPTR_PRIMARY__SHIFT 0x0 #define CP_CE_ROQ_RB_STAT__CEQ_WPTR_PRIMARY_MASK 0x3ff0000 #define CP_CE_ROQ_RB_STAT__CEQ_WPTR_PRIMARY__SHIFT 0x10 #define CP_CE_ROQ_IB1_STAT__CEQ_RPTR_INDIRECT1_MASK 0x3ff #define CP_CE_ROQ_IB1_STAT__CEQ_RPTR_INDIRECT1__SHIFT 0x0 #define CP_CE_ROQ_IB1_STAT__CEQ_WPTR_INDIRECT1_MASK 0x3ff0000 #define CP_CE_ROQ_IB1_STAT__CEQ_WPTR_INDIRECT1__SHIFT 0x10 #define CP_CE_ROQ_IB2_STAT__CEQ_RPTR_INDIRECT2_MASK 0x3ff #define CP_CE_ROQ_IB2_STAT__CEQ_RPTR_INDIRECT2__SHIFT 0x0 #define CP_CE_ROQ_IB2_STAT__CEQ_WPTR_INDIRECT2_MASK 0x3ff0000 #define CP_CE_ROQ_IB2_STAT__CEQ_WPTR_INDIRECT2__SHIFT 0x10 #define CP_INT_STAT_DEBUG__CP_VM_DOORBELL_WR_INT_ASSERTED_MASK 0x800 #define CP_INT_STAT_DEBUG__CP_VM_DOORBELL_WR_INT_ASSERTED__SHIFT 0xb #define CP_INT_STAT_DEBUG__CP_ECC_ERROR_INT_ASSERTED_MASK 0x4000 #define CP_INT_STAT_DEBUG__CP_ECC_ERROR_INT_ASSERTED__SHIFT 0xe #define CP_INT_STAT_DEBUG__WRM_POLL_TIMEOUT_INT_ASSERTED_MASK 0x20000 #define CP_INT_STAT_DEBUG__WRM_POLL_TIMEOUT_INT_ASSERTED__SHIFT 0x11 #define CP_INT_STAT_DEBUG__CMP_BUSY_INT_ASSERTED_MASK 0x40000 #define CP_INT_STAT_DEBUG__CMP_BUSY_INT_ASSERTED__SHIFT 0x12 #define CP_INT_STAT_DEBUG__CNTX_BUSY_INT_ASSERTED_MASK 0x80000 #define CP_INT_STAT_DEBUG__CNTX_BUSY_INT_ASSERTED__SHIFT 0x13 #define CP_INT_STAT_DEBUG__CNTX_EMPTY_INT_ASSERTED_MASK 0x100000 #define CP_INT_STAT_DEBUG__CNTX_EMPTY_INT_ASSERTED__SHIFT 0x14 #define CP_INT_STAT_DEBUG__GFX_IDLE_INT_ASSERTED_MASK 0x200000 #define CP_INT_STAT_DEBUG__GFX_IDLE_INT_ASSERTED__SHIFT 0x15 #define CP_INT_STAT_DEBUG__PRIV_INSTR_INT_ASSERTED_MASK 0x400000 #define CP_INT_STAT_DEBUG__PRIV_INSTR_INT_ASSERTED__SHIFT 0x16 #define CP_INT_STAT_DEBUG__PRIV_REG_INT_ASSERTED_MASK 0x800000 #define CP_INT_STAT_DEBUG__PRIV_REG_INT_ASSERTED__SHIFT 0x17 #define CP_INT_STAT_DEBUG__OPCODE_ERROR_INT_ASSERTED_MASK 0x1000000 #define CP_INT_STAT_DEBUG__OPCODE_ERROR_INT_ASSERTED__SHIFT 0x18 #define CP_INT_STAT_DEBUG__TIME_STAMP_INT_ASSERTED_MASK 0x4000000 #define CP_INT_STAT_DEBUG__TIME_STAMP_INT_ASSERTED__SHIFT 0x1a #define CP_INT_STAT_DEBUG__RESERVED_BIT_ERROR_INT_ASSERTED_MASK 0x8000000 #define CP_INT_STAT_DEBUG__RESERVED_BIT_ERROR_INT_ASSERTED__SHIFT 0x1b #define CP_INT_STAT_DEBUG__GENERIC2_INT_ASSERTED_MASK 0x20000000 #define CP_INT_STAT_DEBUG__GENERIC2_INT_ASSERTED__SHIFT 0x1d #define CP_INT_STAT_DEBUG__GENERIC1_INT_ASSERTED_MASK 0x40000000 #define CP_INT_STAT_DEBUG__GENERIC1_INT_ASSERTED__SHIFT 0x1e #define CP_INT_STAT_DEBUG__GENERIC0_INT_ASSERTED_MASK 0x80000000 #define CP_INT_STAT_DEBUG__GENERIC0_INT_ASSERTED__SHIFT 0x1f #define CP_PERFMON_CNTL__PERFMON_STATE_MASK 0xf #define CP_PERFMON_CNTL__PERFMON_STATE__SHIFT 0x0 #define CP_PERFMON_CNTL__SPM_PERFMON_STATE_MASK 0xf0 #define CP_PERFMON_CNTL__SPM_PERFMON_STATE__SHIFT 0x4 #define CP_PERFMON_CNTL__PERFMON_ENABLE_MODE_MASK 0x300 #define CP_PERFMON_CNTL__PERFMON_ENABLE_MODE__SHIFT 0x8 #define CP_PERFMON_CNTL__PERFMON_SAMPLE_ENABLE_MASK 0x400 #define CP_PERFMON_CNTL__PERFMON_SAMPLE_ENABLE__SHIFT 0xa #define CP_PERFMON_CNTX_CNTL__PERFMON_ENABLE_MASK 0x80000000 #define CP_PERFMON_CNTX_CNTL__PERFMON_ENABLE__SHIFT 0x1f #define CP_RINGID__RINGID_MASK 0x3 #define CP_RINGID__RINGID__SHIFT 0x0 #define CP_PIPEID__PIPE_ID_MASK 0x3 #define CP_PIPEID__PIPE_ID__SHIFT 0x0 #define CP_VMID__VMID_MASK 0xf #define CP_VMID__VMID__SHIFT 0x0 #define CP_HPD_ROQ_OFFSETS__IQ_OFFSET_MASK 0x7 #define CP_HPD_ROQ_OFFSETS__IQ_OFFSET__SHIFT 0x0 #define CP_HPD_ROQ_OFFSETS__PQ_OFFSET_MASK 0x3f00 #define CP_HPD_ROQ_OFFSETS__PQ_OFFSET__SHIFT 0x8 #define CP_HPD_ROQ_OFFSETS__IB_OFFSET_MASK 0x3f0000 #define CP_HPD_ROQ_OFFSETS__IB_OFFSET__SHIFT 0x10 #define CP_HPD_STATUS0__QUEUE_STATE_MASK 0x1f #define CP_HPD_STATUS0__QUEUE_STATE__SHIFT 0x0 #define CP_HPD_STATUS0__MAPPED_QUEUE_MASK 0xe0 #define CP_HPD_STATUS0__MAPPED_QUEUE__SHIFT 0x5 #define CP_HPD_STATUS0__QUEUE_AVAILABLE_MASK 0xff00 #define CP_HPD_STATUS0__QUEUE_AVAILABLE__SHIFT 0x8 #define CP_MQD_BASE_ADDR__BASE_ADDR_MASK 0xfffffffc #define CP_MQD_BASE_ADDR__BASE_ADDR__SHIFT 0x2 #define CP_MQD_BASE_ADDR_HI__BASE_ADDR_HI_MASK 0xffff #define CP_MQD_BASE_ADDR_HI__BASE_ADDR_HI__SHIFT 0x0 #define CP_HQD_ACTIVE__ACTIVE_MASK 0x1 #define CP_HQD_ACTIVE__ACTIVE__SHIFT 0x0 #define CP_HQD_ACTIVE__BUSY_GATE_MASK 0x2 #define CP_HQD_ACTIVE__BUSY_GATE__SHIFT 0x1 #define CP_HQD_VMID__VMID_MASK 0xf #define CP_HQD_VMID__VMID__SHIFT 0x0 #define CP_HQD_VMID__IB_VMID_MASK 0xf00 #define CP_HQD_VMID__IB_VMID__SHIFT 0x8 #define CP_HQD_VMID__VQID_MASK 0x3ff0000 #define CP_HQD_VMID__VQID__SHIFT 0x10 #define CP_HQD_PERSISTENT_STATE__PRELOAD_REQ_MASK 0x1 #define CP_HQD_PERSISTENT_STATE__PRELOAD_REQ__SHIFT 0x0 #define CP_HQD_PERSISTENT_STATE__PRELOAD_SIZE_MASK 0x3ff00 #define CP_HQD_PERSISTENT_STATE__PRELOAD_SIZE__SHIFT 0x8 #define CP_HQD_PERSISTENT_STATE__RESTORE_ACTIVE_MASK 0x10000000 #define CP_HQD_PERSISTENT_STATE__RESTORE_ACTIVE__SHIFT 0x1c #define CP_HQD_PERSISTENT_STATE__RELAUNCH_WAVES_MASK 0x20000000 #define CP_HQD_PERSISTENT_STATE__RELAUNCH_WAVES__SHIFT 0x1d #define CP_HQD_PERSISTENT_STATE__QSWITCH_MODE_MASK 0x40000000 #define CP_HQD_PERSISTENT_STATE__QSWITCH_MODE__SHIFT 0x1e #define CP_HQD_PERSISTENT_STATE__DISP_ACTIVE_MASK 0x80000000 #define CP_HQD_PERSISTENT_STATE__DISP_ACTIVE__SHIFT 0x1f #define CP_HQD_PIPE_PRIORITY__PIPE_PRIORITY_MASK 0x3 #define CP_HQD_PIPE_PRIORITY__PIPE_PRIORITY__SHIFT 0x0 #define CP_HQD_QUEUE_PRIORITY__PRIORITY_LEVEL_MASK 0xf #define CP_HQD_QUEUE_PRIORITY__PRIORITY_LEVEL__SHIFT 0x0 #define CP_HQD_QUANTUM__QUANTUM_EN_MASK 0x1 #define CP_HQD_QUANTUM__QUANTUM_EN__SHIFT 0x0 #define CP_HQD_QUANTUM__QUANTUM_SCALE_MASK 0x10 #define CP_HQD_QUANTUM__QUANTUM_SCALE__SHIFT 0x4 #define CP_HQD_QUANTUM__QUANTUM_DURATION_MASK 0x3f00 #define CP_HQD_QUANTUM__QUANTUM_DURATION__SHIFT 0x8 #define CP_HQD_QUANTUM__QUANTUM_ACTIVE_MASK 0x80000000 #define CP_HQD_QUANTUM__QUANTUM_ACTIVE__SHIFT 0x1f #define CP_HQD_PQ_BASE__ADDR_MASK 0xffffffff #define CP_HQD_PQ_BASE__ADDR__SHIFT 0x0 #define CP_HQD_PQ_BASE_HI__ADDR_HI_MASK 0xff #define CP_HQD_PQ_BASE_HI__ADDR_HI__SHIFT 0x0 #define CP_HQD_PQ_RPTR__CONSUMED_OFFSET_MASK 0xffffffff #define CP_HQD_PQ_RPTR__CONSUMED_OFFSET__SHIFT 0x0 #define CP_HQD_PQ_RPTR_REPORT_ADDR__RPTR_REPORT_ADDR_MASK 0xfffffffc #define CP_HQD_PQ_RPTR_REPORT_ADDR__RPTR_REPORT_ADDR__SHIFT 0x2 #define CP_HQD_PQ_RPTR_REPORT_ADDR_HI__RPTR_REPORT_ADDR_HI_MASK 0xffff #define CP_HQD_PQ_RPTR_REPORT_ADDR_HI__RPTR_REPORT_ADDR_HI__SHIFT 0x0 #define CP_HQD_PQ_WPTR_POLL_ADDR__WPTR_ADDR_MASK 0xfffffffc #define CP_HQD_PQ_WPTR_POLL_ADDR__WPTR_ADDR__SHIFT 0x2 #define CP_HQD_PQ_WPTR_POLL_ADDR_HI__WPTR_ADDR_HI_MASK 0xffff #define CP_HQD_PQ_WPTR_POLL_ADDR_HI__WPTR_ADDR_HI__SHIFT 0x0 #define CP_HQD_PQ_DOORBELL_CONTROL__DOORBELL_MODE_MASK 0x1 #define CP_HQD_PQ_DOORBELL_CONTROL__DOORBELL_MODE__SHIFT 0x0 #define CP_HQD_PQ_DOORBELL_CONTROL__DOORBELL_BIF_DROP_MASK 0x2 #define CP_HQD_PQ_DOORBELL_CONTROL__DOORBELL_BIF_DROP__SHIFT 0x1 #define CP_HQD_PQ_DOORBELL_CONTROL__DOORBELL_OFFSET_MASK 0x7ffffc #define CP_HQD_PQ_DOORBELL_CONTROL__DOORBELL_OFFSET__SHIFT 0x2 #define CP_HQD_PQ_DOORBELL_CONTROL__DOORBELL_CARRY_BITS_MASK 0x3800000 #define CP_HQD_PQ_DOORBELL_CONTROL__DOORBELL_CARRY_BITS__SHIFT 0x17 #define CP_HQD_PQ_DOORBELL_CONTROL__DOORBELL_SOURCE_MASK 0x10000000 #define CP_HQD_PQ_DOORBELL_CONTROL__DOORBELL_SOURCE__SHIFT 0x1c #define CP_HQD_PQ_DOORBELL_CONTROL__DOORBELL_SCHD_HIT_MASK 0x20000000 #define CP_HQD_PQ_DOORBELL_CONTROL__DOORBELL_SCHD_HIT__SHIFT 0x1d #define CP_HQD_PQ_DOORBELL_CONTROL__DOORBELL_EN_MASK 0x40000000 #define CP_HQD_PQ_DOORBELL_CONTROL__DOORBELL_EN__SHIFT 0x1e #define CP_HQD_PQ_DOORBELL_CONTROL__DOORBELL_HIT_MASK 0x80000000 #define CP_HQD_PQ_DOORBELL_CONTROL__DOORBELL_HIT__SHIFT 0x1f #define CP_HQD_PQ_WPTR__OFFSET_MASK 0xffffffff #define CP_HQD_PQ_WPTR__OFFSET__SHIFT 0x0 #define CP_HQD_PQ_CONTROL__QUEUE_SIZE_MASK 0x3f #define CP_HQD_PQ_CONTROL__QUEUE_SIZE__SHIFT 0x0 #define CP_HQD_PQ_CONTROL__RPTR_BLOCK_SIZE_MASK 0x3f00 #define CP_HQD_PQ_CONTROL__RPTR_BLOCK_SIZE__SHIFT 0x8 #define CP_HQD_PQ_CONTROL__MTYPE_MASK 0x18000 #define CP_HQD_PQ_CONTROL__MTYPE__SHIFT 0xf #define CP_HQD_PQ_CONTROL__ENDIAN_SWAP_MASK 0x60000 #define CP_HQD_PQ_CONTROL__ENDIAN_SWAP__SHIFT 0x11 #define CP_HQD_PQ_CONTROL__MIN_AVAIL_SIZE_MASK 0x300000 #define CP_HQD_PQ_CONTROL__MIN_AVAIL_SIZE__SHIFT 0x14 #define CP_HQD_PQ_CONTROL__PQ_ATC_MASK 0x800000 #define CP_HQD_PQ_CONTROL__PQ_ATC__SHIFT 0x17 #define CP_HQD_PQ_CONTROL__CACHE_POLICY_MASK 0x1000000 #define CP_HQD_PQ_CONTROL__CACHE_POLICY__SHIFT 0x18 #define CP_HQD_PQ_CONTROL__SLOT_BASED_WPTR_MASK 0x6000000 #define CP_HQD_PQ_CONTROL__SLOT_BASED_WPTR__SHIFT 0x19 #define CP_HQD_PQ_CONTROL__NO_UPDATE_RPTR_MASK 0x8000000 #define CP_HQD_PQ_CONTROL__NO_UPDATE_RPTR__SHIFT 0x1b #define CP_HQD_PQ_CONTROL__UNORD_DISPATCH_MASK 0x10000000 #define CP_HQD_PQ_CONTROL__UNORD_DISPATCH__SHIFT 0x1c #define CP_HQD_PQ_CONTROL__ROQ_PQ_IB_FLIP_MASK 0x20000000 #define CP_HQD_PQ_CONTROL__ROQ_PQ_IB_FLIP__SHIFT 0x1d #define CP_HQD_PQ_CONTROL__PRIV_STATE_MASK 0x40000000 #define CP_HQD_PQ_CONTROL__PRIV_STATE__SHIFT 0x1e #define CP_HQD_PQ_CONTROL__KMD_QUEUE_MASK 0x80000000 #define CP_HQD_PQ_CONTROL__KMD_QUEUE__SHIFT 0x1f #define CP_HQD_IB_BASE_ADDR__IB_BASE_ADDR_MASK 0xfffffffc #define CP_HQD_IB_BASE_ADDR__IB_BASE_ADDR__SHIFT 0x2 #define CP_HQD_IB_BASE_ADDR_HI__IB_BASE_ADDR_HI_MASK 0xffff #define CP_HQD_IB_BASE_ADDR_HI__IB_BASE_ADDR_HI__SHIFT 0x0 #define CP_HQD_IB_RPTR__CONSUMED_OFFSET_MASK 0xfffff #define CP_HQD_IB_RPTR__CONSUMED_OFFSET__SHIFT 0x0 #define CP_HQD_IB_CONTROL__IB_SIZE_MASK 0xfffff #define CP_HQD_IB_CONTROL__IB_SIZE__SHIFT 0x0 #define CP_HQD_IB_CONTROL__MIN_IB_AVAIL_SIZE_MASK 0x300000 #define CP_HQD_IB_CONTROL__MIN_IB_AVAIL_SIZE__SHIFT 0x14 #define CP_HQD_IB_CONTROL__IB_ATC_MASK 0x800000 #define CP_HQD_IB_CONTROL__IB_ATC__SHIFT 0x17 #define CP_HQD_IB_CONTROL__IB_CACHE_POLICY_MASK 0x1000000 #define CP_HQD_IB_CONTROL__IB_CACHE_POLICY__SHIFT 0x18 #define CP_HQD_IB_CONTROL__MTYPE_MASK 0x18000000 #define CP_HQD_IB_CONTROL__MTYPE__SHIFT 0x1b #define CP_HQD_IB_CONTROL__PROCESSING_IB_MASK 0x80000000 #define CP_HQD_IB_CONTROL__PROCESSING_IB__SHIFT 0x1f #define CP_HQD_IQ_TIMER__WAIT_TIME_MASK 0xff #define CP_HQD_IQ_TIMER__WAIT_TIME__SHIFT 0x0 #define CP_HQD_IQ_TIMER__RETRY_TYPE_MASK 0x700 #define CP_HQD_IQ_TIMER__RETRY_TYPE__SHIFT 0x8 #define CP_HQD_IQ_TIMER__IMMEDIATE_EXPIRE_MASK 0x800 #define CP_HQD_IQ_TIMER__IMMEDIATE_EXPIRE__SHIFT 0xb #define CP_HQD_IQ_TIMER__INTERRUPT_TYPE_MASK 0x3000 #define CP_HQD_IQ_TIMER__INTERRUPT_TYPE__SHIFT 0xc #define CP_HQD_IQ_TIMER__CLOCK_COUNT_MASK 0xc000 #define CP_HQD_IQ_TIMER__CLOCK_COUNT__SHIFT 0xe #define CP_HQD_IQ_TIMER__INTERRUPT_SIZE_MASK 0x3f0000 #define CP_HQD_IQ_TIMER__INTERRUPT_SIZE__SHIFT 0x10 #define CP_HQD_IQ_TIMER__QUANTUM_TIMER_MASK 0x400000 #define CP_HQD_IQ_TIMER__QUANTUM_TIMER__SHIFT 0x16 #define CP_HQD_IQ_TIMER__IQ_ATC_MASK 0x800000 #define CP_HQD_IQ_TIMER__IQ_ATC__SHIFT 0x17 #define CP_HQD_IQ_TIMER__CACHE_POLICY_MASK 0x1000000 #define CP_HQD_IQ_TIMER__CACHE_POLICY__SHIFT 0x18 #define CP_HQD_IQ_TIMER__MTYPE_MASK 0x18000000 #define CP_HQD_IQ_TIMER__MTYPE__SHIFT 0x1b #define CP_HQD_IQ_TIMER__PROCESS_IQ_EN_MASK 0x20000000 #define CP_HQD_IQ_TIMER__PROCESS_IQ_EN__SHIFT 0x1d #define CP_HQD_IQ_TIMER__PROCESSING_IQ_MASK 0x40000000 #define CP_HQD_IQ_TIMER__PROCESSING_IQ__SHIFT 0x1e #define CP_HQD_IQ_TIMER__ACTIVE_MASK 0x80000000 #define CP_HQD_IQ_TIMER__ACTIVE__SHIFT 0x1f #define CP_HQD_IQ_RPTR__OFFSET_MASK 0x3f #define CP_HQD_IQ_RPTR__OFFSET__SHIFT 0x0 #define CP_HQD_DEQUEUE_REQUEST__DEQUEUE_REQ_MASK 0x7 #define CP_HQD_DEQUEUE_REQUEST__DEQUEUE_REQ__SHIFT 0x0 #define CP_HQD_DEQUEUE_REQUEST__IQ_REQ_PEND_MASK 0x10 #define CP_HQD_DEQUEUE_REQUEST__IQ_REQ_PEND__SHIFT 0x4 #define CP_HQD_DEQUEUE_REQUEST__DEQUEUE_INT_MASK 0x100 #define CP_HQD_DEQUEUE_REQUEST__DEQUEUE_INT__SHIFT 0x8 #define CP_HQD_DEQUEUE_REQUEST__IQ_REQ_PEND_EN_MASK 0x200 #define CP_HQD_DEQUEUE_REQUEST__IQ_REQ_PEND_EN__SHIFT 0x9 #define CP_HQD_DEQUEUE_REQUEST__DEQUEUE_REQ_EN_MASK 0x400 #define CP_HQD_DEQUEUE_REQUEST__DEQUEUE_REQ_EN__SHIFT 0xa #define CP_HQD_DMA_OFFLOAD__DMA_OFFLOAD_MASK 0x1 #define CP_HQD_DMA_OFFLOAD__DMA_OFFLOAD__SHIFT 0x0 #define CP_HQD_OFFLOAD__DMA_OFFLOAD_MASK 0x1 #define CP_HQD_OFFLOAD__DMA_OFFLOAD__SHIFT 0x0 #define CP_HQD_OFFLOAD__DMA_OFFLOAD_EN_MASK 0x2 #define CP_HQD_OFFLOAD__DMA_OFFLOAD_EN__SHIFT 0x1 #define CP_HQD_OFFLOAD__EOP_OFFLOAD_MASK 0x10 #define CP_HQD_OFFLOAD__EOP_OFFLOAD__SHIFT 0x4 #define CP_HQD_OFFLOAD__EOP_OFFLOAD_EN_MASK 0x20 #define CP_HQD_OFFLOAD__EOP_OFFLOAD_EN__SHIFT 0x5 #define CP_HQD_SEMA_CMD__RETRY_MASK 0x1 #define CP_HQD_SEMA_CMD__RETRY__SHIFT 0x0 #define CP_HQD_SEMA_CMD__RESULT_MASK 0x6 #define CP_HQD_SEMA_CMD__RESULT__SHIFT 0x1 #define CP_HQD_MSG_TYPE__ACTION_MASK 0x7 #define CP_HQD_MSG_TYPE__ACTION__SHIFT 0x0 #define CP_HQD_MSG_TYPE__SAVE_STATE_MASK 0x70 #define CP_HQD_MSG_TYPE__SAVE_STATE__SHIFT 0x4 #define CP_HQD_ATOMIC0_PREOP_LO__ATOMIC0_PREOP_LO_MASK 0xffffffff #define CP_HQD_ATOMIC0_PREOP_LO__ATOMIC0_PREOP_LO__SHIFT 0x0 #define CP_HQD_ATOMIC0_PREOP_HI__ATOMIC0_PREOP_HI_MASK 0xffffffff #define CP_HQD_ATOMIC0_PREOP_HI__ATOMIC0_PREOP_HI__SHIFT 0x0 #define CP_HQD_ATOMIC1_PREOP_LO__ATOMIC1_PREOP_LO_MASK 0xffffffff #define CP_HQD_ATOMIC1_PREOP_LO__ATOMIC1_PREOP_LO__SHIFT 0x0 #define CP_HQD_ATOMIC1_PREOP_HI__ATOMIC1_PREOP_HI_MASK 0xffffffff #define CP_HQD_ATOMIC1_PREOP_HI__ATOMIC1_PREOP_HI__SHIFT 0x0 #define CP_HQD_HQ_SCHEDULER0__SCHEDULER_MASK 0xffffffff #define CP_HQD_HQ_SCHEDULER0__SCHEDULER__SHIFT 0x0 #define CP_HQD_HQ_STATUS0__DEQUEUE_STATUS_MASK 0x3 #define CP_HQD_HQ_STATUS0__DEQUEUE_STATUS__SHIFT 0x0 #define CP_HQD_HQ_STATUS0__DEQUEUE_RETRY_CNT_MASK 0xc #define CP_HQD_HQ_STATUS0__DEQUEUE_RETRY_CNT__SHIFT 0x2 #define CP_HQD_HQ_STATUS0__RSV_6_4_MASK 0x70 #define CP_HQD_HQ_STATUS0__RSV_6_4__SHIFT 0x4 #define CP_HQD_HQ_STATUS0__SCRATCH_RAM_INIT_MASK 0x80 #define CP_HQD_HQ_STATUS0__SCRATCH_RAM_INIT__SHIFT 0x7 #define CP_HQD_HQ_STATUS0__TCL2_DIRTY_MASK 0x100 #define CP_HQD_HQ_STATUS0__TCL2_DIRTY__SHIFT 0x8 #define CP_HQD_HQ_STATUS0__PG_ACTIVATED_MASK 0x200 #define CP_HQD_HQ_STATUS0__PG_ACTIVATED__SHIFT 0x9 #define CP_HQD_HQ_STATUS0__RSVR_31_10_MASK 0xfffffc00 #define CP_HQD_HQ_STATUS0__RSVR_31_10__SHIFT 0xa #define CP_HQD_HQ_SCHEDULER1__SCHEDULER_MASK 0xffffffff #define CP_HQD_HQ_SCHEDULER1__SCHEDULER__SHIFT 0x0 #define CP_HQD_HQ_CONTROL0__CONTROL_MASK 0xffffffff #define CP_HQD_HQ_CONTROL0__CONTROL__SHIFT 0x0 #define CP_MQD_CONTROL__VMID_MASK 0xf #define CP_MQD_CONTROL__VMID__SHIFT 0x0 #define CP_MQD_CONTROL__PROCESSING_MQD_MASK 0x1000 #define CP_MQD_CONTROL__PROCESSING_MQD__SHIFT 0xc #define CP_MQD_CONTROL__PROCESSING_MQD_EN_MASK 0x2000 #define CP_MQD_CONTROL__PROCESSING_MQD_EN__SHIFT 0xd #define CP_MQD_CONTROL__MQD_ATC_MASK 0x800000 #define CP_MQD_CONTROL__MQD_ATC__SHIFT 0x17 #define CP_MQD_CONTROL__CACHE_POLICY_MASK 0x1000000 #define CP_MQD_CONTROL__CACHE_POLICY__SHIFT 0x18 #define CP_MQD_CONTROL__MTYPE_MASK 0x18000000 #define CP_MQD_CONTROL__MTYPE__SHIFT 0x1b #define CP_HQD_HQ_STATUS1__STATUS_MASK 0xffffffff #define CP_HQD_HQ_STATUS1__STATUS__SHIFT 0x0 #define CP_HQD_HQ_CONTROL1__CONTROL_MASK 0xffffffff #define CP_HQD_HQ_CONTROL1__CONTROL__SHIFT 0x0 #define CP_HQD_EOP_BASE_ADDR__BASE_ADDR_MASK 0xffffffff #define CP_HQD_EOP_BASE_ADDR__BASE_ADDR__SHIFT 0x0 #define CP_HQD_EOP_BASE_ADDR_HI__BASE_ADDR_HI_MASK 0xff #define CP_HQD_EOP_BASE_ADDR_HI__BASE_ADDR_HI__SHIFT 0x0 #define CP_HQD_EOP_CONTROL__EOP_SIZE_MASK 0x3f #define CP_HQD_EOP_CONTROL__EOP_SIZE__SHIFT 0x0 #define CP_HQD_EOP_CONTROL__PROCESSING_EOP_MASK 0x100 #define CP_HQD_EOP_CONTROL__PROCESSING_EOP__SHIFT 0x8 #define CP_HQD_EOP_CONTROL__PROCESS_EOP_EN_MASK 0x1000 #define CP_HQD_EOP_CONTROL__PROCESS_EOP_EN__SHIFT 0xc #define CP_HQD_EOP_CONTROL__PROCESSING_EOPIB_MASK 0x2000 #define CP_HQD_EOP_CONTROL__PROCESSING_EOPIB__SHIFT 0xd #define CP_HQD_EOP_CONTROL__PROCESS_EOPIB_EN_MASK 0x4000 #define CP_HQD_EOP_CONTROL__PROCESS_EOPIB_EN__SHIFT 0xe #define CP_HQD_EOP_CONTROL__MTYPE_MASK 0x18000 #define CP_HQD_EOP_CONTROL__MTYPE__SHIFT 0xf #define CP_HQD_EOP_CONTROL__EOP_ATC_MASK 0x800000 #define CP_HQD_EOP_CONTROL__EOP_ATC__SHIFT 0x17 #define CP_HQD_EOP_CONTROL__CACHE_POLICY_MASK 0x1000000 #define CP_HQD_EOP_CONTROL__CACHE_POLICY__SHIFT 0x18 #define CP_HQD_EOP_CONTROL__SIG_SEM_RESULT_MASK 0x60000000 #define CP_HQD_EOP_CONTROL__SIG_SEM_RESULT__SHIFT 0x1d #define CP_HQD_EOP_CONTROL__PEND_SIG_SEM_MASK 0x80000000 #define CP_HQD_EOP_CONTROL__PEND_SIG_SEM__SHIFT 0x1f #define CP_HQD_EOP_RPTR__RPTR_MASK 0x1fff #define CP_HQD_EOP_RPTR__RPTR__SHIFT 0x0 #define CP_HQD_EOP_RPTR__RPTR_EQ_CSMD_WPTR_MASK 0x40000000 #define CP_HQD_EOP_RPTR__RPTR_EQ_CSMD_WPTR__SHIFT 0x1e #define CP_HQD_EOP_RPTR__INIT_FETCHER_MASK 0x80000000 #define CP_HQD_EOP_RPTR__INIT_FETCHER__SHIFT 0x1f #define CP_HQD_EOP_WPTR__WPTR_MASK 0x1fff #define CP_HQD_EOP_WPTR__WPTR__SHIFT 0x0 #define CP_HQD_EOP_WPTR__EOP_AVAIL_MASK 0x1fff0000 #define CP_HQD_EOP_WPTR__EOP_AVAIL__SHIFT 0x10 #define CP_HQD_EOP_EVENTS__EVENT_COUNT_MASK 0xfff #define CP_HQD_EOP_EVENTS__EVENT_COUNT__SHIFT 0x0 #define CP_HQD_EOP_EVENTS__CS_PARTIAL_FLUSH_PEND_MASK 0x10000 #define CP_HQD_EOP_EVENTS__CS_PARTIAL_FLUSH_PEND__SHIFT 0x10 #define CP_HQD_CTX_SAVE_BASE_ADDR_LO__ADDR_MASK 0xfffff000 #define CP_HQD_CTX_SAVE_BASE_ADDR_LO__ADDR__SHIFT 0xc #define CP_HQD_CTX_SAVE_BASE_ADDR_HI__ADDR_HI_MASK 0xffff #define CP_HQD_CTX_SAVE_BASE_ADDR_HI__ADDR_HI__SHIFT 0x0 #define CP_HQD_CTX_SAVE_CONTROL__ATC_MASK 0x1 #define CP_HQD_CTX_SAVE_CONTROL__ATC__SHIFT 0x0 #define CP_HQD_CTX_SAVE_CONTROL__MTYPE_MASK 0x6 #define CP_HQD_CTX_SAVE_CONTROL__MTYPE__SHIFT 0x1 #define CP_HQD_CTX_SAVE_CONTROL__POLICY_MASK 0x8 #define CP_HQD_CTX_SAVE_CONTROL__POLICY__SHIFT 0x3 #define CP_HQD_CNTL_STACK_OFFSET__OFFSET_MASK 0x7ffc #define CP_HQD_CNTL_STACK_OFFSET__OFFSET__SHIFT 0x2 #define CP_HQD_CNTL_STACK_SIZE__SIZE_MASK 0x7000 #define CP_HQD_CNTL_STACK_SIZE__SIZE__SHIFT 0xc #define CP_HQD_WG_STATE_OFFSET__OFFSET_MASK 0x1fffffc #define CP_HQD_WG_STATE_OFFSET__OFFSET__SHIFT 0x2 #define CP_HQD_CTX_SAVE_SIZE__SIZE_MASK 0x1fff000 #define CP_HQD_CTX_SAVE_SIZE__SIZE__SHIFT 0xc #define CP_HQD_GDS_RESOURCE_STATE__OA_REQUIRED_MASK 0x1 #define CP_HQD_GDS_RESOURCE_STATE__OA_REQUIRED__SHIFT 0x0 #define CP_HQD_GDS_RESOURCE_STATE__OA_ACQUIRED_MASK 0x2 #define CP_HQD_GDS_RESOURCE_STATE__OA_ACQUIRED__SHIFT 0x1 #define CP_HQD_GDS_RESOURCE_STATE__GWS_SIZE_MASK 0x3f0 #define CP_HQD_GDS_RESOURCE_STATE__GWS_SIZE__SHIFT 0x4 #define CP_HQD_GDS_RESOURCE_STATE__GWS_PNTR_MASK 0x3f000 #define CP_HQD_GDS_RESOURCE_STATE__GWS_PNTR__SHIFT 0xc #define CP_HQD_ERROR__EDC_ERROR_ID_MASK 0xf #define CP_HQD_ERROR__EDC_ERROR_ID__SHIFT 0x0 #define CP_HQD_ERROR__SUA_ERROR_MASK 0x10 #define CP_HQD_ERROR__SUA_ERROR__SHIFT 0x4 #define CP_HQD_EOP_WPTR_MEM__WPTR_MASK 0x1fff #define CP_HQD_EOP_WPTR_MEM__WPTR__SHIFT 0x0 #define CP_HQD_EOP_DONES__DONE_COUNT_MASK 0xffffffff #define CP_HQD_EOP_DONES__DONE_COUNT__SHIFT 0x0 #define DB_Z_READ_BASE__BASE_256B_MASK 0xffffffff #define DB_Z_READ_BASE__BASE_256B__SHIFT 0x0 #define DB_STENCIL_READ_BASE__BASE_256B_MASK 0xffffffff #define DB_STENCIL_READ_BASE__BASE_256B__SHIFT 0x0 #define DB_Z_WRITE_BASE__BASE_256B_MASK 0xffffffff #define DB_Z_WRITE_BASE__BASE_256B__SHIFT 0x0 #define DB_STENCIL_WRITE_BASE__BASE_256B_MASK 0xffffffff #define DB_STENCIL_WRITE_BASE__BASE_256B__SHIFT 0x0 #define DB_DEPTH_INFO__ADDR5_SWIZZLE_MASK_MASK 0xf #define DB_DEPTH_INFO__ADDR5_SWIZZLE_MASK__SHIFT 0x0 #define DB_DEPTH_INFO__ARRAY_MODE_MASK 0xf0 #define DB_DEPTH_INFO__ARRAY_MODE__SHIFT 0x4 #define DB_DEPTH_INFO__PIPE_CONFIG_MASK 0x1f00 #define DB_DEPTH_INFO__PIPE_CONFIG__SHIFT 0x8 #define DB_DEPTH_INFO__BANK_WIDTH_MASK 0x6000 #define DB_DEPTH_INFO__BANK_WIDTH__SHIFT 0xd #define DB_DEPTH_INFO__BANK_HEIGHT_MASK 0x18000 #define DB_DEPTH_INFO__BANK_HEIGHT__SHIFT 0xf #define DB_DEPTH_INFO__MACRO_TILE_ASPECT_MASK 0x60000 #define DB_DEPTH_INFO__MACRO_TILE_ASPECT__SHIFT 0x11 #define DB_DEPTH_INFO__NUM_BANKS_MASK 0x180000 #define DB_DEPTH_INFO__NUM_BANKS__SHIFT 0x13 #define DB_Z_INFO__FORMAT_MASK 0x3 #define DB_Z_INFO__FORMAT__SHIFT 0x0 #define DB_Z_INFO__NUM_SAMPLES_MASK 0xc #define DB_Z_INFO__NUM_SAMPLES__SHIFT 0x2 #define DB_Z_INFO__TILE_SPLIT_MASK 0xe000 #define DB_Z_INFO__TILE_SPLIT__SHIFT 0xd #define DB_Z_INFO__TILE_MODE_INDEX_MASK 0x700000 #define DB_Z_INFO__TILE_MODE_INDEX__SHIFT 0x14 #define DB_Z_INFO__DECOMPRESS_ON_N_ZPLANES_MASK 0x7800000 #define DB_Z_INFO__DECOMPRESS_ON_N_ZPLANES__SHIFT 0x17 #define DB_Z_INFO__ALLOW_EXPCLEAR_MASK 0x8000000 #define DB_Z_INFO__ALLOW_EXPCLEAR__SHIFT 0x1b #define DB_Z_INFO__READ_SIZE_MASK 0x10000000 #define DB_Z_INFO__READ_SIZE__SHIFT 0x1c #define DB_Z_INFO__TILE_SURFACE_ENABLE_MASK 0x20000000 #define DB_Z_INFO__TILE_SURFACE_ENABLE__SHIFT 0x1d #define DB_Z_INFO__CLEAR_DISALLOWED_MASK 0x40000000 #define DB_Z_INFO__CLEAR_DISALLOWED__SHIFT 0x1e #define DB_Z_INFO__ZRANGE_PRECISION_MASK 0x80000000 #define DB_Z_INFO__ZRANGE_PRECISION__SHIFT 0x1f #define DB_STENCIL_INFO__FORMAT_MASK 0x1 #define DB_STENCIL_INFO__FORMAT__SHIFT 0x0 #define DB_STENCIL_INFO__TILE_SPLIT_MASK 0xe000 #define DB_STENCIL_INFO__TILE_SPLIT__SHIFT 0xd #define DB_STENCIL_INFO__TILE_MODE_INDEX_MASK 0x700000 #define DB_STENCIL_INFO__TILE_MODE_INDEX__SHIFT 0x14 #define DB_STENCIL_INFO__ALLOW_EXPCLEAR_MASK 0x8000000 #define DB_STENCIL_INFO__ALLOW_EXPCLEAR__SHIFT 0x1b #define DB_STENCIL_INFO__TILE_STENCIL_DISABLE_MASK 0x20000000 #define DB_STENCIL_INFO__TILE_STENCIL_DISABLE__SHIFT 0x1d #define DB_STENCIL_INFO__CLEAR_DISALLOWED_MASK 0x40000000 #define DB_STENCIL_INFO__CLEAR_DISALLOWED__SHIFT 0x1e #define DB_DEPTH_SIZE__PITCH_TILE_MAX_MASK 0x7ff #define DB_DEPTH_SIZE__PITCH_TILE_MAX__SHIFT 0x0 #define DB_DEPTH_SIZE__HEIGHT_TILE_MAX_MASK 0x3ff800 #define DB_DEPTH_SIZE__HEIGHT_TILE_MAX__SHIFT 0xb #define DB_DEPTH_SLICE__SLICE_TILE_MAX_MASK 0x3fffff #define DB_DEPTH_SLICE__SLICE_TILE_MAX__SHIFT 0x0 #define DB_DEPTH_VIEW__SLICE_START_MASK 0x7ff #define DB_DEPTH_VIEW__SLICE_START__SHIFT 0x0 #define DB_DEPTH_VIEW__SLICE_MAX_MASK 0xffe000 #define DB_DEPTH_VIEW__SLICE_MAX__SHIFT 0xd #define DB_DEPTH_VIEW__Z_READ_ONLY_MASK 0x1000000 #define DB_DEPTH_VIEW__Z_READ_ONLY__SHIFT 0x18 #define DB_DEPTH_VIEW__STENCIL_READ_ONLY_MASK 0x2000000 #define DB_DEPTH_VIEW__STENCIL_READ_ONLY__SHIFT 0x19 #define DB_RENDER_CONTROL__DEPTH_CLEAR_ENABLE_MASK 0x1 #define DB_RENDER_CONTROL__DEPTH_CLEAR_ENABLE__SHIFT 0x0 #define DB_RENDER_CONTROL__STENCIL_CLEAR_ENABLE_MASK 0x2 #define DB_RENDER_CONTROL__STENCIL_CLEAR_ENABLE__SHIFT 0x1 #define DB_RENDER_CONTROL__DEPTH_COPY_MASK 0x4 #define DB_RENDER_CONTROL__DEPTH_COPY__SHIFT 0x2 #define DB_RENDER_CONTROL__STENCIL_COPY_MASK 0x8 #define DB_RENDER_CONTROL__STENCIL_COPY__SHIFT 0x3 #define DB_RENDER_CONTROL__RESUMMARIZE_ENABLE_MASK 0x10 #define DB_RENDER_CONTROL__RESUMMARIZE_ENABLE__SHIFT 0x4 #define DB_RENDER_CONTROL__STENCIL_COMPRESS_DISABLE_MASK 0x20 #define DB_RENDER_CONTROL__STENCIL_COMPRESS_DISABLE__SHIFT 0x5 #define DB_RENDER_CONTROL__DEPTH_COMPRESS_DISABLE_MASK 0x40 #define DB_RENDER_CONTROL__DEPTH_COMPRESS_DISABLE__SHIFT 0x6 #define DB_RENDER_CONTROL__COPY_CENTROID_MASK 0x80 #define DB_RENDER_CONTROL__COPY_CENTROID__SHIFT 0x7 #define DB_RENDER_CONTROL__COPY_SAMPLE_MASK 0xf00 #define DB_RENDER_CONTROL__COPY_SAMPLE__SHIFT 0x8 #define DB_RENDER_CONTROL__DECOMPRESS_ENABLE_MASK 0x1000 #define DB_RENDER_CONTROL__DECOMPRESS_ENABLE__SHIFT 0xc #define DB_COUNT_CONTROL__ZPASS_INCREMENT_DISABLE_MASK 0x1 #define DB_COUNT_CONTROL__ZPASS_INCREMENT_DISABLE__SHIFT 0x0 #define DB_COUNT_CONTROL__PERFECT_ZPASS_COUNTS_MASK 0x2 #define DB_COUNT_CONTROL__PERFECT_ZPASS_COUNTS__SHIFT 0x1 #define DB_COUNT_CONTROL__SAMPLE_RATE_MASK 0x70 #define DB_COUNT_CONTROL__SAMPLE_RATE__SHIFT 0x4 #define DB_COUNT_CONTROL__ZPASS_ENABLE_MASK 0xf00 #define DB_COUNT_CONTROL__ZPASS_ENABLE__SHIFT 0x8 #define DB_COUNT_CONTROL__ZFAIL_ENABLE_MASK 0xf000 #define DB_COUNT_CONTROL__ZFAIL_ENABLE__SHIFT 0xc #define DB_COUNT_CONTROL__SFAIL_ENABLE_MASK 0xf0000 #define DB_COUNT_CONTROL__SFAIL_ENABLE__SHIFT 0x10 #define DB_COUNT_CONTROL__DBFAIL_ENABLE_MASK 0xf00000 #define DB_COUNT_CONTROL__DBFAIL_ENABLE__SHIFT 0x14 #define DB_COUNT_CONTROL__SLICE_EVEN_ENABLE_MASK 0xf000000 #define DB_COUNT_CONTROL__SLICE_EVEN_ENABLE__SHIFT 0x18 #define DB_COUNT_CONTROL__SLICE_ODD_ENABLE_MASK 0xf0000000 #define DB_COUNT_CONTROL__SLICE_ODD_ENABLE__SHIFT 0x1c #define DB_RENDER_OVERRIDE__FORCE_HIZ_ENABLE_MASK 0x3 #define DB_RENDER_OVERRIDE__FORCE_HIZ_ENABLE__SHIFT 0x0 #define DB_RENDER_OVERRIDE__FORCE_HIS_ENABLE0_MASK 0xc #define DB_RENDER_OVERRIDE__FORCE_HIS_ENABLE0__SHIFT 0x2 #define DB_RENDER_OVERRIDE__FORCE_HIS_ENABLE1_MASK 0x30 #define DB_RENDER_OVERRIDE__FORCE_HIS_ENABLE1__SHIFT 0x4 #define DB_RENDER_OVERRIDE__FORCE_SHADER_Z_ORDER_MASK 0x40 #define DB_RENDER_OVERRIDE__FORCE_SHADER_Z_ORDER__SHIFT 0x6 #define DB_RENDER_OVERRIDE__FAST_Z_DISABLE_MASK 0x80 #define DB_RENDER_OVERRIDE__FAST_Z_DISABLE__SHIFT 0x7 #define DB_RENDER_OVERRIDE__FAST_STENCIL_DISABLE_MASK 0x100 #define DB_RENDER_OVERRIDE__FAST_STENCIL_DISABLE__SHIFT 0x8 #define DB_RENDER_OVERRIDE__NOOP_CULL_DISABLE_MASK 0x200 #define DB_RENDER_OVERRIDE__NOOP_CULL_DISABLE__SHIFT 0x9 #define DB_RENDER_OVERRIDE__FORCE_COLOR_KILL_MASK 0x400 #define DB_RENDER_OVERRIDE__FORCE_COLOR_KILL__SHIFT 0xa #define DB_RENDER_OVERRIDE__FORCE_Z_READ_MASK 0x800 #define DB_RENDER_OVERRIDE__FORCE_Z_READ__SHIFT 0xb #define DB_RENDER_OVERRIDE__FORCE_STENCIL_READ_MASK 0x1000 #define DB_RENDER_OVERRIDE__FORCE_STENCIL_READ__SHIFT 0xc #define DB_RENDER_OVERRIDE__FORCE_FULL_Z_RANGE_MASK 0x6000 #define DB_RENDER_OVERRIDE__FORCE_FULL_Z_RANGE__SHIFT 0xd #define DB_RENDER_OVERRIDE__FORCE_QC_SMASK_CONFLICT_MASK 0x8000 #define DB_RENDER_OVERRIDE__FORCE_QC_SMASK_CONFLICT__SHIFT 0xf #define DB_RENDER_OVERRIDE__DISABLE_VIEWPORT_CLAMP_MASK 0x10000 #define DB_RENDER_OVERRIDE__DISABLE_VIEWPORT_CLAMP__SHIFT 0x10 #define DB_RENDER_OVERRIDE__IGNORE_SC_ZRANGE_MASK 0x20000 #define DB_RENDER_OVERRIDE__IGNORE_SC_ZRANGE__SHIFT 0x11 #define DB_RENDER_OVERRIDE__DISABLE_FULLY_COVERED_MASK 0x40000 #define DB_RENDER_OVERRIDE__DISABLE_FULLY_COVERED__SHIFT 0x12 #define DB_RENDER_OVERRIDE__FORCE_Z_LIMIT_SUMM_MASK 0x180000 #define DB_RENDER_OVERRIDE__FORCE_Z_LIMIT_SUMM__SHIFT 0x13 #define DB_RENDER_OVERRIDE__MAX_TILES_IN_DTT_MASK 0x3e00000 #define DB_RENDER_OVERRIDE__MAX_TILES_IN_DTT__SHIFT 0x15 #define DB_RENDER_OVERRIDE__DISABLE_TILE_RATE_TILES_MASK 0x4000000 #define DB_RENDER_OVERRIDE__DISABLE_TILE_RATE_TILES__SHIFT 0x1a #define DB_RENDER_OVERRIDE__FORCE_Z_DIRTY_MASK 0x8000000 #define DB_RENDER_OVERRIDE__FORCE_Z_DIRTY__SHIFT 0x1b #define DB_RENDER_OVERRIDE__FORCE_STENCIL_DIRTY_MASK 0x10000000 #define DB_RENDER_OVERRIDE__FORCE_STENCIL_DIRTY__SHIFT 0x1c #define DB_RENDER_OVERRIDE__FORCE_Z_VALID_MASK 0x20000000 #define DB_RENDER_OVERRIDE__FORCE_Z_VALID__SHIFT 0x1d #define DB_RENDER_OVERRIDE__FORCE_STENCIL_VALID_MASK 0x40000000 #define DB_RENDER_OVERRIDE__FORCE_STENCIL_VALID__SHIFT 0x1e #define DB_RENDER_OVERRIDE__PRESERVE_COMPRESSION_MASK 0x80000000 #define DB_RENDER_OVERRIDE__PRESERVE_COMPRESSION__SHIFT 0x1f #define DB_RENDER_OVERRIDE2__PARTIAL_SQUAD_LAUNCH_CONTROL_MASK 0x3 #define DB_RENDER_OVERRIDE2__PARTIAL_SQUAD_LAUNCH_CONTROL__SHIFT 0x0 #define DB_RENDER_OVERRIDE2__PARTIAL_SQUAD_LAUNCH_COUNTDOWN_MASK 0x1c #define DB_RENDER_OVERRIDE2__PARTIAL_SQUAD_LAUNCH_COUNTDOWN__SHIFT 0x2 #define DB_RENDER_OVERRIDE2__DISABLE_ZMASK_EXPCLEAR_OPTIMIZATION_MASK 0x20 #define DB_RENDER_OVERRIDE2__DISABLE_ZMASK_EXPCLEAR_OPTIMIZATION__SHIFT 0x5 #define DB_RENDER_OVERRIDE2__DISABLE_SMEM_EXPCLEAR_OPTIMIZATION_MASK 0x40 #define DB_RENDER_OVERRIDE2__DISABLE_SMEM_EXPCLEAR_OPTIMIZATION__SHIFT 0x6 #define DB_RENDER_OVERRIDE2__DISABLE_COLOR_ON_VALIDATION_MASK 0x80 #define DB_RENDER_OVERRIDE2__DISABLE_COLOR_ON_VALIDATION__SHIFT 0x7 #define DB_RENDER_OVERRIDE2__DECOMPRESS_Z_ON_FLUSH_MASK 0x100 #define DB_RENDER_OVERRIDE2__DECOMPRESS_Z_ON_FLUSH__SHIFT 0x8 #define DB_RENDER_OVERRIDE2__DISABLE_REG_SNOOP_MASK 0x200 #define DB_RENDER_OVERRIDE2__DISABLE_REG_SNOOP__SHIFT 0x9 #define DB_RENDER_OVERRIDE2__DEPTH_BOUNDS_HIER_DEPTH_DISABLE_MASK 0x400 #define DB_RENDER_OVERRIDE2__DEPTH_BOUNDS_HIER_DEPTH_DISABLE__SHIFT 0xa #define DB_RENDER_OVERRIDE2__SEPARATE_HIZS_FUNC_ENABLE_MASK 0x800 #define DB_RENDER_OVERRIDE2__SEPARATE_HIZS_FUNC_ENABLE__SHIFT 0xb #define DB_RENDER_OVERRIDE2__HIZ_ZFUNC_MASK 0x7000 #define DB_RENDER_OVERRIDE2__HIZ_ZFUNC__SHIFT 0xc #define DB_RENDER_OVERRIDE2__HIS_SFUNC_FF_MASK 0x38000 #define DB_RENDER_OVERRIDE2__HIS_SFUNC_FF__SHIFT 0xf #define DB_RENDER_OVERRIDE2__HIS_SFUNC_BF_MASK 0x1c0000 #define DB_RENDER_OVERRIDE2__HIS_SFUNC_BF__SHIFT 0x12 #define DB_RENDER_OVERRIDE2__PRESERVE_ZRANGE_MASK 0x200000 #define DB_RENDER_OVERRIDE2__PRESERVE_ZRANGE__SHIFT 0x15 #define DB_RENDER_OVERRIDE2__PRESERVE_SRESULTS_MASK 0x400000 #define DB_RENDER_OVERRIDE2__PRESERVE_SRESULTS__SHIFT 0x16 #define DB_RENDER_OVERRIDE2__DISABLE_FAST_PASS_MASK 0x800000 #define DB_RENDER_OVERRIDE2__DISABLE_FAST_PASS__SHIFT 0x17 #define DB_EQAA__MAX_ANCHOR_SAMPLES_MASK 0x7 #define DB_EQAA__MAX_ANCHOR_SAMPLES__SHIFT 0x0 #define DB_EQAA__PS_ITER_SAMPLES_MASK 0x70 #define DB_EQAA__PS_ITER_SAMPLES__SHIFT 0x4 #define DB_EQAA__MASK_EXPORT_NUM_SAMPLES_MASK 0x700 #define DB_EQAA__MASK_EXPORT_NUM_SAMPLES__SHIFT 0x8 #define DB_EQAA__ALPHA_TO_MASK_NUM_SAMPLES_MASK 0x7000 #define DB_EQAA__ALPHA_TO_MASK_NUM_SAMPLES__SHIFT 0xc #define DB_EQAA__HIGH_QUALITY_INTERSECTIONS_MASK 0x10000 #define DB_EQAA__HIGH_QUALITY_INTERSECTIONS__SHIFT 0x10 #define DB_EQAA__INCOHERENT_EQAA_READS_MASK 0x20000 #define DB_EQAA__INCOHERENT_EQAA_READS__SHIFT 0x11 #define DB_EQAA__INTERPOLATE_COMP_Z_MASK 0x40000 #define DB_EQAA__INTERPOLATE_COMP_Z__SHIFT 0x12 #define DB_EQAA__INTERPOLATE_SRC_Z_MASK 0x80000 #define DB_EQAA__INTERPOLATE_SRC_Z__SHIFT 0x13 #define DB_EQAA__STATIC_ANCHOR_ASSOCIATIONS_MASK 0x100000 #define DB_EQAA__STATIC_ANCHOR_ASSOCIATIONS__SHIFT 0x14 #define DB_EQAA__ALPHA_TO_MASK_EQAA_DISABLE_MASK 0x200000 #define DB_EQAA__ALPHA_TO_MASK_EQAA_DISABLE__SHIFT 0x15 #define DB_EQAA__OVERRASTERIZATION_AMOUNT_MASK 0x7000000 #define DB_EQAA__OVERRASTERIZATION_AMOUNT__SHIFT 0x18 #define DB_EQAA__ENABLE_POSTZ_OVERRASTERIZATION_MASK 0x8000000 #define DB_EQAA__ENABLE_POSTZ_OVERRASTERIZATION__SHIFT 0x1b #define DB_SHADER_CONTROL__Z_EXPORT_ENABLE_MASK 0x1 #define DB_SHADER_CONTROL__Z_EXPORT_ENABLE__SHIFT 0x0 #define DB_SHADER_CONTROL__STENCIL_TEST_VAL_EXPORT_ENABLE_MASK 0x2 #define DB_SHADER_CONTROL__STENCIL_TEST_VAL_EXPORT_ENABLE__SHIFT 0x1 #define DB_SHADER_CONTROL__STENCIL_OP_VAL_EXPORT_ENABLE_MASK 0x4 #define DB_SHADER_CONTROL__STENCIL_OP_VAL_EXPORT_ENABLE__SHIFT 0x2 #define DB_SHADER_CONTROL__Z_ORDER_MASK 0x30 #define DB_SHADER_CONTROL__Z_ORDER__SHIFT 0x4 #define DB_SHADER_CONTROL__KILL_ENABLE_MASK 0x40 #define DB_SHADER_CONTROL__KILL_ENABLE__SHIFT 0x6 #define DB_SHADER_CONTROL__COVERAGE_TO_MASK_ENABLE_MASK 0x80 #define DB_SHADER_CONTROL__COVERAGE_TO_MASK_ENABLE__SHIFT 0x7 #define DB_SHADER_CONTROL__MASK_EXPORT_ENABLE_MASK 0x100 #define DB_SHADER_CONTROL__MASK_EXPORT_ENABLE__SHIFT 0x8 #define DB_SHADER_CONTROL__EXEC_ON_HIER_FAIL_MASK 0x200 #define DB_SHADER_CONTROL__EXEC_ON_HIER_FAIL__SHIFT 0x9 #define DB_SHADER_CONTROL__EXEC_ON_NOOP_MASK 0x400 #define DB_SHADER_CONTROL__EXEC_ON_NOOP__SHIFT 0xa #define DB_SHADER_CONTROL__ALPHA_TO_MASK_DISABLE_MASK 0x800 #define DB_SHADER_CONTROL__ALPHA_TO_MASK_DISABLE__SHIFT 0xb #define DB_SHADER_CONTROL__DEPTH_BEFORE_SHADER_MASK 0x1000 #define DB_SHADER_CONTROL__DEPTH_BEFORE_SHADER__SHIFT 0xc #define DB_SHADER_CONTROL__CONSERVATIVE_Z_EXPORT_MASK 0x6000 #define DB_SHADER_CONTROL__CONSERVATIVE_Z_EXPORT__SHIFT 0xd #define DB_DEPTH_BOUNDS_MIN__MIN_MASK 0xffffffff #define DB_DEPTH_BOUNDS_MIN__MIN__SHIFT 0x0 #define DB_DEPTH_BOUNDS_MAX__MAX_MASK 0xffffffff #define DB_DEPTH_BOUNDS_MAX__MAX__SHIFT 0x0 #define DB_STENCIL_CLEAR__CLEAR_MASK 0xff #define DB_STENCIL_CLEAR__CLEAR__SHIFT 0x0 #define DB_DEPTH_CLEAR__DEPTH_CLEAR_MASK 0xffffffff #define DB_DEPTH_CLEAR__DEPTH_CLEAR__SHIFT 0x0 #define DB_HTILE_DATA_BASE__BASE_256B_MASK 0xffffffff #define DB_HTILE_DATA_BASE__BASE_256B__SHIFT 0x0 #define DB_HTILE_SURFACE__LINEAR_MASK 0x1 #define DB_HTILE_SURFACE__LINEAR__SHIFT 0x0 #define DB_HTILE_SURFACE__FULL_CACHE_MASK 0x2 #define DB_HTILE_SURFACE__FULL_CACHE__SHIFT 0x1 #define DB_HTILE_SURFACE__HTILE_USES_PRELOAD_WIN_MASK 0x4 #define DB_HTILE_SURFACE__HTILE_USES_PRELOAD_WIN__SHIFT 0x2 #define DB_HTILE_SURFACE__PRELOAD_MASK 0x8 #define DB_HTILE_SURFACE__PRELOAD__SHIFT 0x3 #define DB_HTILE_SURFACE__PREFETCH_WIDTH_MASK 0x3f0 #define DB_HTILE_SURFACE__PREFETCH_WIDTH__SHIFT 0x4 #define DB_HTILE_SURFACE__PREFETCH_HEIGHT_MASK 0xfc00 #define DB_HTILE_SURFACE__PREFETCH_HEIGHT__SHIFT 0xa #define DB_HTILE_SURFACE__DST_OUTSIDE_ZERO_TO_ONE_MASK 0x10000 #define DB_HTILE_SURFACE__DST_OUTSIDE_ZERO_TO_ONE__SHIFT 0x10 #define DB_HTILE_SURFACE__TC_COMPATIBLE_MASK 0x20000 #define DB_HTILE_SURFACE__TC_COMPATIBLE__SHIFT 0x11 #define DB_PRELOAD_CONTROL__START_X_MASK 0xff #define DB_PRELOAD_CONTROL__START_X__SHIFT 0x0 #define DB_PRELOAD_CONTROL__START_Y_MASK 0xff00 #define DB_PRELOAD_CONTROL__START_Y__SHIFT 0x8 #define DB_PRELOAD_CONTROL__MAX_X_MASK 0xff0000 #define DB_PRELOAD_CONTROL__MAX_X__SHIFT 0x10 #define DB_PRELOAD_CONTROL__MAX_Y_MASK 0xff000000 #define DB_PRELOAD_CONTROL__MAX_Y__SHIFT 0x18 #define DB_STENCILREFMASK__STENCILTESTVAL_MASK 0xff #define DB_STENCILREFMASK__STENCILTESTVAL__SHIFT 0x0 #define DB_STENCILREFMASK__STENCILMASK_MASK 0xff00 #define DB_STENCILREFMASK__STENCILMASK__SHIFT 0x8 #define DB_STENCILREFMASK__STENCILWRITEMASK_MASK 0xff0000 #define DB_STENCILREFMASK__STENCILWRITEMASK__SHIFT 0x10 #define DB_STENCILREFMASK__STENCILOPVAL_MASK 0xff000000 #define DB_STENCILREFMASK__STENCILOPVAL__SHIFT 0x18 #define DB_STENCILREFMASK_BF__STENCILTESTVAL_BF_MASK 0xff #define DB_STENCILREFMASK_BF__STENCILTESTVAL_BF__SHIFT 0x0 #define DB_STENCILREFMASK_BF__STENCILMASK_BF_MASK 0xff00 #define DB_STENCILREFMASK_BF__STENCILMASK_BF__SHIFT 0x8 #define DB_STENCILREFMASK_BF__STENCILWRITEMASK_BF_MASK 0xff0000 #define DB_STENCILREFMASK_BF__STENCILWRITEMASK_BF__SHIFT 0x10 #define DB_STENCILREFMASK_BF__STENCILOPVAL_BF_MASK 0xff000000 #define DB_STENCILREFMASK_BF__STENCILOPVAL_BF__SHIFT 0x18 #define DB_SRESULTS_COMPARE_STATE0__COMPAREFUNC0_MASK 0x7 #define DB_SRESULTS_COMPARE_STATE0__COMPAREFUNC0__SHIFT 0x0 #define DB_SRESULTS_COMPARE_STATE0__COMPAREVALUE0_MASK 0xff0 #define DB_SRESULTS_COMPARE_STATE0__COMPAREVALUE0__SHIFT 0x4 #define DB_SRESULTS_COMPARE_STATE0__COMPAREMASK0_MASK 0xff000 #define DB_SRESULTS_COMPARE_STATE0__COMPAREMASK0__SHIFT 0xc #define DB_SRESULTS_COMPARE_STATE0__ENABLE0_MASK 0x1000000 #define DB_SRESULTS_COMPARE_STATE0__ENABLE0__SHIFT 0x18 #define DB_SRESULTS_COMPARE_STATE1__COMPAREFUNC1_MASK 0x7 #define DB_SRESULTS_COMPARE_STATE1__COMPAREFUNC1__SHIFT 0x0 #define DB_SRESULTS_COMPARE_STATE1__COMPAREVALUE1_MASK 0xff0 #define DB_SRESULTS_COMPARE_STATE1__COMPAREVALUE1__SHIFT 0x4 #define DB_SRESULTS_COMPARE_STATE1__COMPAREMASK1_MASK 0xff000 #define DB_SRESULTS_COMPARE_STATE1__COMPAREMASK1__SHIFT 0xc #define DB_SRESULTS_COMPARE_STATE1__ENABLE1_MASK 0x1000000 #define DB_SRESULTS_COMPARE_STATE1__ENABLE1__SHIFT 0x18 #define DB_DEPTH_CONTROL__STENCIL_ENABLE_MASK 0x1 #define DB_DEPTH_CONTROL__STENCIL_ENABLE__SHIFT 0x0 #define DB_DEPTH_CONTROL__Z_ENABLE_MASK 0x2 #define DB_DEPTH_CONTROL__Z_ENABLE__SHIFT 0x1 #define DB_DEPTH_CONTROL__Z_WRITE_ENABLE_MASK 0x4 #define DB_DEPTH_CONTROL__Z_WRITE_ENABLE__SHIFT 0x2 #define DB_DEPTH_CONTROL__DEPTH_BOUNDS_ENABLE_MASK 0x8 #define DB_DEPTH_CONTROL__DEPTH_BOUNDS_ENABLE__SHIFT 0x3 #define DB_DEPTH_CONTROL__ZFUNC_MASK 0x70 #define DB_DEPTH_CONTROL__ZFUNC__SHIFT 0x4 #define DB_DEPTH_CONTROL__BACKFACE_ENABLE_MASK 0x80 #define DB_DEPTH_CONTROL__BACKFACE_ENABLE__SHIFT 0x7 #define DB_DEPTH_CONTROL__STENCILFUNC_MASK 0x700 #define DB_DEPTH_CONTROL__STENCILFUNC__SHIFT 0x8 #define DB_DEPTH_CONTROL__STENCILFUNC_BF_MASK 0x700000 #define DB_DEPTH_CONTROL__STENCILFUNC_BF__SHIFT 0x14 #define DB_DEPTH_CONTROL__ENABLE_COLOR_WRITES_ON_DEPTH_FAIL_MASK 0x40000000 #define DB_DEPTH_CONTROL__ENABLE_COLOR_WRITES_ON_DEPTH_FAIL__SHIFT 0x1e #define DB_DEPTH_CONTROL__DISABLE_COLOR_WRITES_ON_DEPTH_PASS_MASK 0x80000000 #define DB_DEPTH_CONTROL__DISABLE_COLOR_WRITES_ON_DEPTH_PASS__SHIFT 0x1f #define DB_STENCIL_CONTROL__STENCILFAIL_MASK 0xf #define DB_STENCIL_CONTROL__STENCILFAIL__SHIFT 0x0 #define DB_STENCIL_CONTROL__STENCILZPASS_MASK 0xf0 #define DB_STENCIL_CONTROL__STENCILZPASS__SHIFT 0x4 #define DB_STENCIL_CONTROL__STENCILZFAIL_MASK 0xf00 #define DB_STENCIL_CONTROL__STENCILZFAIL__SHIFT 0x8 #define DB_STENCIL_CONTROL__STENCILFAIL_BF_MASK 0xf000 #define DB_STENCIL_CONTROL__STENCILFAIL_BF__SHIFT 0xc #define DB_STENCIL_CONTROL__STENCILZPASS_BF_MASK 0xf0000 #define DB_STENCIL_CONTROL__STENCILZPASS_BF__SHIFT 0x10 #define DB_STENCIL_CONTROL__STENCILZFAIL_BF_MASK 0xf00000 #define DB_STENCIL_CONTROL__STENCILZFAIL_BF__SHIFT 0x14 #define DB_ALPHA_TO_MASK__ALPHA_TO_MASK_ENABLE_MASK 0x1 #define DB_ALPHA_TO_MASK__ALPHA_TO_MASK_ENABLE__SHIFT 0x0 #define DB_ALPHA_TO_MASK__ALPHA_TO_MASK_OFFSET0_MASK 0x300 #define DB_ALPHA_TO_MASK__ALPHA_TO_MASK_OFFSET0__SHIFT 0x8 #define DB_ALPHA_TO_MASK__ALPHA_TO_MASK_OFFSET1_MASK 0xc00 #define DB_ALPHA_TO_MASK__ALPHA_TO_MASK_OFFSET1__SHIFT 0xa #define DB_ALPHA_TO_MASK__ALPHA_TO_MASK_OFFSET2_MASK 0x3000 #define DB_ALPHA_TO_MASK__ALPHA_TO_MASK_OFFSET2__SHIFT 0xc #define DB_ALPHA_TO_MASK__ALPHA_TO_MASK_OFFSET3_MASK 0xc000 #define DB_ALPHA_TO_MASK__ALPHA_TO_MASK_OFFSET3__SHIFT 0xe #define DB_ALPHA_TO_MASK__OFFSET_ROUND_MASK 0x10000 #define DB_ALPHA_TO_MASK__OFFSET_ROUND__SHIFT 0x10 #define DB_PERFCOUNTER0_SELECT__PERF_SEL_MASK 0x3ff #define DB_PERFCOUNTER0_SELECT__PERF_SEL__SHIFT 0x0 #define DB_PERFCOUNTER0_SELECT__PERF_SEL1_MASK 0xffc00 #define DB_PERFCOUNTER0_SELECT__PERF_SEL1__SHIFT 0xa #define DB_PERFCOUNTER0_SELECT__CNTR_MODE_MASK 0xf00000 #define DB_PERFCOUNTER0_SELECT__CNTR_MODE__SHIFT 0x14 #define DB_PERFCOUNTER0_SELECT__PERF_MODE1_MASK 0xf000000 #define DB_PERFCOUNTER0_SELECT__PERF_MODE1__SHIFT 0x18 #define DB_PERFCOUNTER0_SELECT__PERF_MODE_MASK 0xf0000000 #define DB_PERFCOUNTER0_SELECT__PERF_MODE__SHIFT 0x1c #define DB_PERFCOUNTER1_SELECT__PERF_SEL_MASK 0x3ff #define DB_PERFCOUNTER1_SELECT__PERF_SEL__SHIFT 0x0 #define DB_PERFCOUNTER1_SELECT__PERF_SEL1_MASK 0xffc00 #define DB_PERFCOUNTER1_SELECT__PERF_SEL1__SHIFT 0xa #define DB_PERFCOUNTER1_SELECT__CNTR_MODE_MASK 0xf00000 #define DB_PERFCOUNTER1_SELECT__CNTR_MODE__SHIFT 0x14 #define DB_PERFCOUNTER1_SELECT__PERF_MODE1_MASK 0xf000000 #define DB_PERFCOUNTER1_SELECT__PERF_MODE1__SHIFT 0x18 #define DB_PERFCOUNTER1_SELECT__PERF_MODE_MASK 0xf0000000 #define DB_PERFCOUNTER1_SELECT__PERF_MODE__SHIFT 0x1c #define DB_PERFCOUNTER2_SELECT__PERF_SEL_MASK 0x3ff #define DB_PERFCOUNTER2_SELECT__PERF_SEL__SHIFT 0x0 #define DB_PERFCOUNTER2_SELECT__PERF_SEL1_MASK 0xffc00 #define DB_PERFCOUNTER2_SELECT__PERF_SEL1__SHIFT 0xa #define DB_PERFCOUNTER2_SELECT__CNTR_MODE_MASK 0xf00000 #define DB_PERFCOUNTER2_SELECT__CNTR_MODE__SHIFT 0x14 #define DB_PERFCOUNTER2_SELECT__PERF_MODE1_MASK 0xf000000 #define DB_PERFCOUNTER2_SELECT__PERF_MODE1__SHIFT 0x18 #define DB_PERFCOUNTER2_SELECT__PERF_MODE_MASK 0xf0000000 #define DB_PERFCOUNTER2_SELECT__PERF_MODE__SHIFT 0x1c #define DB_PERFCOUNTER3_SELECT__PERF_SEL_MASK 0x3ff #define DB_PERFCOUNTER3_SELECT__PERF_SEL__SHIFT 0x0 #define DB_PERFCOUNTER3_SELECT__PERF_SEL1_MASK 0xffc00 #define DB_PERFCOUNTER3_SELECT__PERF_SEL1__SHIFT 0xa #define DB_PERFCOUNTER3_SELECT__CNTR_MODE_MASK 0xf00000 #define DB_PERFCOUNTER3_SELECT__CNTR_MODE__SHIFT 0x14 #define DB_PERFCOUNTER3_SELECT__PERF_MODE1_MASK 0xf000000 #define DB_PERFCOUNTER3_SELECT__PERF_MODE1__SHIFT 0x18 #define DB_PERFCOUNTER3_SELECT__PERF_MODE_MASK 0xf0000000 #define DB_PERFCOUNTER3_SELECT__PERF_MODE__SHIFT 0x1c #define DB_PERFCOUNTER0_SELECT1__PERF_SEL2_MASK 0x3ff #define DB_PERFCOUNTER0_SELECT1__PERF_SEL2__SHIFT 0x0 #define DB_PERFCOUNTER0_SELECT1__PERF_SEL3_MASK 0xffc00 #define DB_PERFCOUNTER0_SELECT1__PERF_SEL3__SHIFT 0xa #define DB_PERFCOUNTER0_SELECT1__PERF_MODE3_MASK 0xf000000 #define DB_PERFCOUNTER0_SELECT1__PERF_MODE3__SHIFT 0x18 #define DB_PERFCOUNTER0_SELECT1__PERF_MODE2_MASK 0xf0000000 #define DB_PERFCOUNTER0_SELECT1__PERF_MODE2__SHIFT 0x1c #define DB_PERFCOUNTER1_SELECT1__PERF_SEL2_MASK 0x3ff #define DB_PERFCOUNTER1_SELECT1__PERF_SEL2__SHIFT 0x0 #define DB_PERFCOUNTER1_SELECT1__PERF_SEL3_MASK 0xffc00 #define DB_PERFCOUNTER1_SELECT1__PERF_SEL3__SHIFT 0xa #define DB_PERFCOUNTER1_SELECT1__PERF_MODE3_MASK 0xf000000 #define DB_PERFCOUNTER1_SELECT1__PERF_MODE3__SHIFT 0x18 #define DB_PERFCOUNTER1_SELECT1__PERF_MODE2_MASK 0xf0000000 #define DB_PERFCOUNTER1_SELECT1__PERF_MODE2__SHIFT 0x1c #define DB_PERFCOUNTER0_LO__PERFCOUNTER_LO_MASK 0xffffffff #define DB_PERFCOUNTER0_LO__PERFCOUNTER_LO__SHIFT 0x0 #define DB_PERFCOUNTER1_LO__PERFCOUNTER_LO_MASK 0xffffffff #define DB_PERFCOUNTER1_LO__PERFCOUNTER_LO__SHIFT 0x0 #define DB_PERFCOUNTER2_LO__PERFCOUNTER_LO_MASK 0xffffffff #define DB_PERFCOUNTER2_LO__PERFCOUNTER_LO__SHIFT 0x0 #define DB_PERFCOUNTER3_LO__PERFCOUNTER_LO_MASK 0xffffffff #define DB_PERFCOUNTER3_LO__PERFCOUNTER_LO__SHIFT 0x0 #define DB_PERFCOUNTER0_HI__PERFCOUNTER_HI_MASK 0xffffffff #define DB_PERFCOUNTER0_HI__PERFCOUNTER_HI__SHIFT 0x0 #define DB_PERFCOUNTER1_HI__PERFCOUNTER_HI_MASK 0xffffffff #define DB_PERFCOUNTER1_HI__PERFCOUNTER_HI__SHIFT 0x0 #define DB_PERFCOUNTER2_HI__PERFCOUNTER_HI_MASK 0xffffffff #define DB_PERFCOUNTER2_HI__PERFCOUNTER_HI__SHIFT 0x0 #define DB_PERFCOUNTER3_HI__PERFCOUNTER_HI_MASK 0xffffffff #define DB_PERFCOUNTER3_HI__PERFCOUNTER_HI__SHIFT 0x0 #define DB_DEBUG__DEBUG_STENCIL_COMPRESS_DISABLE_MASK 0x1 #define DB_DEBUG__DEBUG_STENCIL_COMPRESS_DISABLE__SHIFT 0x0 #define DB_DEBUG__DEBUG_DEPTH_COMPRESS_DISABLE_MASK 0x2 #define DB_DEBUG__DEBUG_DEPTH_COMPRESS_DISABLE__SHIFT 0x1 #define DB_DEBUG__FETCH_FULL_Z_TILE_MASK 0x4 #define DB_DEBUG__FETCH_FULL_Z_TILE__SHIFT 0x2 #define DB_DEBUG__FETCH_FULL_STENCIL_TILE_MASK 0x8 #define DB_DEBUG__FETCH_FULL_STENCIL_TILE__SHIFT 0x3 #define DB_DEBUG__FORCE_Z_MODE_MASK 0x30 #define DB_DEBUG__FORCE_Z_MODE__SHIFT 0x4 #define DB_DEBUG__DEBUG_FORCE_DEPTH_READ_MASK 0x40 #define DB_DEBUG__DEBUG_FORCE_DEPTH_READ__SHIFT 0x6 #define DB_DEBUG__DEBUG_FORCE_STENCIL_READ_MASK 0x80 #define DB_DEBUG__DEBUG_FORCE_STENCIL_READ__SHIFT 0x7 #define DB_DEBUG__DEBUG_FORCE_HIZ_ENABLE_MASK 0x300 #define DB_DEBUG__DEBUG_FORCE_HIZ_ENABLE__SHIFT 0x8 #define DB_DEBUG__DEBUG_FORCE_HIS_ENABLE0_MASK 0xc00 #define DB_DEBUG__DEBUG_FORCE_HIS_ENABLE0__SHIFT 0xa #define DB_DEBUG__DEBUG_FORCE_HIS_ENABLE1_MASK 0x3000 #define DB_DEBUG__DEBUG_FORCE_HIS_ENABLE1__SHIFT 0xc #define DB_DEBUG__DEBUG_FAST_Z_DISABLE_MASK 0x4000 #define DB_DEBUG__DEBUG_FAST_Z_DISABLE__SHIFT 0xe #define DB_DEBUG__DEBUG_FAST_STENCIL_DISABLE_MASK 0x8000 #define DB_DEBUG__DEBUG_FAST_STENCIL_DISABLE__SHIFT 0xf #define DB_DEBUG__DEBUG_NOOP_CULL_DISABLE_MASK 0x10000 #define DB_DEBUG__DEBUG_NOOP_CULL_DISABLE__SHIFT 0x10 #define DB_DEBUG__DISABLE_SUMM_SQUADS_MASK 0x20000 #define DB_DEBUG__DISABLE_SUMM_SQUADS__SHIFT 0x11 #define DB_DEBUG__DEPTH_CACHE_FORCE_MISS_MASK 0x40000 #define DB_DEBUG__DEPTH_CACHE_FORCE_MISS__SHIFT 0x12 #define DB_DEBUG__DEBUG_FORCE_FULL_Z_RANGE_MASK 0x180000 #define DB_DEBUG__DEBUG_FORCE_FULL_Z_RANGE__SHIFT 0x13 #define DB_DEBUG__NEVER_FREE_Z_ONLY_MASK 0x200000 #define DB_DEBUG__NEVER_FREE_Z_ONLY__SHIFT 0x15 #define DB_DEBUG__ZPASS_COUNTS_LOOK_AT_PIPE_STAT_EVENTS_MASK 0x400000 #define DB_DEBUG__ZPASS_COUNTS_LOOK_AT_PIPE_STAT_EVENTS__SHIFT 0x16 #define DB_DEBUG__DISABLE_VPORT_ZPLANE_OPTIMIZATION_MASK 0x800000 #define DB_DEBUG__DISABLE_VPORT_ZPLANE_OPTIMIZATION__SHIFT 0x17 #define DB_DEBUG__DECOMPRESS_AFTER_N_ZPLANES_MASK 0xf000000 #define DB_DEBUG__DECOMPRESS_AFTER_N_ZPLANES__SHIFT 0x18 #define DB_DEBUG__ONE_FREE_IN_FLIGHT_MASK 0x10000000 #define DB_DEBUG__ONE_FREE_IN_FLIGHT__SHIFT 0x1c #define DB_DEBUG__FORCE_MISS_IF_NOT_INFLIGHT_MASK 0x20000000 #define DB_DEBUG__FORCE_MISS_IF_NOT_INFLIGHT__SHIFT 0x1d #define DB_DEBUG__DISABLE_DEPTH_SURFACE_SYNC_MASK 0x40000000 #define DB_DEBUG__DISABLE_DEPTH_SURFACE_SYNC__SHIFT 0x1e #define DB_DEBUG__DISABLE_HTILE_SURFACE_SYNC_MASK 0x80000000 #define DB_DEBUG__DISABLE_HTILE_SURFACE_SYNC__SHIFT 0x1f #define DB_DEBUG2__ALLOW_COMPZ_BYTE_MASKING_MASK 0x1 #define DB_DEBUG2__ALLOW_COMPZ_BYTE_MASKING__SHIFT 0x0 #define DB_DEBUG2__DISABLE_TC_ZRANGE_L0_CACHE_MASK 0x2 #define DB_DEBUG2__DISABLE_TC_ZRANGE_L0_CACHE__SHIFT 0x1 #define DB_DEBUG2__DISABLE_TC_MASK_L0_CACHE_MASK 0x4 #define DB_DEBUG2__DISABLE_TC_MASK_L0_CACHE__SHIFT 0x2 #define DB_DEBUG2__DTR_ROUND_ROBIN_ARB_MASK 0x8 #define DB_DEBUG2__DTR_ROUND_ROBIN_ARB__SHIFT 0x3 #define DB_DEBUG2__DTR_PREZ_STALLS_FOR_ETF_ROOM_MASK 0x10 #define DB_DEBUG2__DTR_PREZ_STALLS_FOR_ETF_ROOM__SHIFT 0x4 #define DB_DEBUG2__DISABLE_PREZL_LPF_STALL_MASK 0x20 #define DB_DEBUG2__DISABLE_PREZL_LPF_STALL__SHIFT 0x5 #define DB_DEBUG2__ENABLE_PREZL_CB_STALL_MASK 0x40 #define DB_DEBUG2__ENABLE_PREZL_CB_STALL__SHIFT 0x6 #define DB_DEBUG2__DISABLE_PREZL_LPF_STALL_REZ_MASK 0x80 #define DB_DEBUG2__DISABLE_PREZL_LPF_STALL_REZ__SHIFT 0x7 #define DB_DEBUG2__DISABLE_PREZL_CB_STALL_REZ_MASK 0x100 #define DB_DEBUG2__DISABLE_PREZL_CB_STALL_REZ__SHIFT 0x8 #define DB_DEBUG2__CLK_OFF_DELAY_MASK 0x3e00 #define DB_DEBUG2__CLK_OFF_DELAY__SHIFT 0x9 #define DB_DEBUG2__DISABLE_TILE_COVERED_FOR_PS_ITER_MASK 0x4000 #define DB_DEBUG2__DISABLE_TILE_COVERED_FOR_PS_ITER__SHIFT 0xe #define DB_DEBUG2__ENABLE_SUBTILE_GROUPING_MASK 0x8000 #define DB_DEBUG2__ENABLE_SUBTILE_GROUPING__SHIFT 0xf #define DB_DEBUG2__DISABLE_HTILE_PAIRED_PIPES_MASK 0x10000 #define DB_DEBUG2__DISABLE_HTILE_PAIRED_PIPES__SHIFT 0x10 #define DB_DEBUG2__DISABLE_NULL_EOT_FORWARDING_MASK 0x20000 #define DB_DEBUG2__DISABLE_NULL_EOT_FORWARDING__SHIFT 0x11 #define DB_DEBUG2__DISABLE_DTT_DATA_FORWARDING_MASK 0x40000 #define DB_DEBUG2__DISABLE_DTT_DATA_FORWARDING__SHIFT 0x12 #define DB_DEBUG2__DISABLE_QUAD_COHERENCY_STALL_MASK 0x80000 #define DB_DEBUG2__DISABLE_QUAD_COHERENCY_STALL__SHIFT 0x13 #define DB_DEBUG2__ENABLE_PREZ_OF_REZ_SUMM_MASK 0x10000000 #define DB_DEBUG2__ENABLE_PREZ_OF_REZ_SUMM__SHIFT 0x1c #define DB_DEBUG2__DISABLE_PREZL_VIEWPORT_STALL_MASK 0x20000000 #define DB_DEBUG2__DISABLE_PREZL_VIEWPORT_STALL__SHIFT 0x1d #define DB_DEBUG2__DISABLE_SINGLE_STENCIL_QUAD_SUMM_MASK 0x40000000 #define DB_DEBUG2__DISABLE_SINGLE_STENCIL_QUAD_SUMM__SHIFT 0x1e #define DB_DEBUG2__DISABLE_WRITE_STALL_ON_RDWR_CONFLICT_MASK 0x80000000 #define DB_DEBUG2__DISABLE_WRITE_STALL_ON_RDWR_CONFLICT__SHIFT 0x1f #define DB_DEBUG3__FORCE_DB_IS_GOOD_MASK 0x4 #define DB_DEBUG3__FORCE_DB_IS_GOOD__SHIFT 0x2 #define DB_DEBUG3__DISABLE_TL_SSO_NULL_SUPPRESSION_MASK 0x8 #define DB_DEBUG3__DISABLE_TL_SSO_NULL_SUPPRESSION__SHIFT 0x3 #define DB_DEBUG3__DISABLE_HIZ_ON_VPORT_CLAMP_MASK 0x10 #define DB_DEBUG3__DISABLE_HIZ_ON_VPORT_CLAMP__SHIFT 0x4 #define DB_DEBUG3__EQAA_INTERPOLATE_COMP_Z_MASK 0x20 #define DB_DEBUG3__EQAA_INTERPOLATE_COMP_Z__SHIFT 0x5 #define DB_DEBUG3__EQAA_INTERPOLATE_SRC_Z_MASK 0x40 #define DB_DEBUG3__EQAA_INTERPOLATE_SRC_Z__SHIFT 0x6 #define DB_DEBUG3__DISABLE_TCP_CAM_BYPASS_MASK 0x80 #define DB_DEBUG3__DISABLE_TCP_CAM_BYPASS__SHIFT 0x7 #define DB_DEBUG3__DISABLE_ZCMP_DIRTY_SUPPRESSION_MASK 0x100 #define DB_DEBUG3__DISABLE_ZCMP_DIRTY_SUPPRESSION__SHIFT 0x8 #define DB_DEBUG3__DISABLE_REDUNDANT_PLANE_FLUSHES_OPT_MASK 0x200 #define DB_DEBUG3__DISABLE_REDUNDANT_PLANE_FLUSHES_OPT__SHIFT 0x9 #define DB_DEBUG3__DISABLE_RECOMP_TO_1ZPLANE_WITHOUT_FASTOP_MASK 0x400 #define DB_DEBUG3__DISABLE_RECOMP_TO_1ZPLANE_WITHOUT_FASTOP__SHIFT 0xa #define DB_DEBUG3__ENABLE_INCOHERENT_EQAA_READS_MASK 0x800 #define DB_DEBUG3__ENABLE_INCOHERENT_EQAA_READS__SHIFT 0xb #define DB_DEBUG3__DISABLE_OP_Z_DATA_FORWARDING_MASK 0x1000 #define DB_DEBUG3__DISABLE_OP_Z_DATA_FORWARDING__SHIFT 0xc #define DB_DEBUG3__DISABLE_OP_DF_BYPASS_MASK 0x2000 #define DB_DEBUG3__DISABLE_OP_DF_BYPASS__SHIFT 0xd #define DB_DEBUG3__DISABLE_OP_DF_WRITE_COMBINE_MASK 0x4000 #define DB_DEBUG3__DISABLE_OP_DF_WRITE_COMBINE__SHIFT 0xe #define DB_DEBUG3__DISABLE_OP_DF_DIRECT_FEEDBACK_MASK 0x8000 #define DB_DEBUG3__DISABLE_OP_DF_DIRECT_FEEDBACK__SHIFT 0xf #define DB_DEBUG3__ALLOW_RF2P_RW_COLLISION_MASK 0x10000 #define DB_DEBUG3__ALLOW_RF2P_RW_COLLISION__SHIFT 0x10 #define DB_DEBUG3__SLOW_PREZ_TO_A2M_OMASK_RATE_MASK 0x20000 #define DB_DEBUG3__SLOW_PREZ_TO_A2M_OMASK_RATE__SHIFT 0x11 #define DB_DEBUG3__DISABLE_OP_S_DATA_FORWARDING_MASK 0x40000 #define DB_DEBUG3__DISABLE_OP_S_DATA_FORWARDING__SHIFT 0x12 #define DB_DEBUG3__DISABLE_TC_UPDATE_WRITE_COMBINE_MASK 0x80000 #define DB_DEBUG3__DISABLE_TC_UPDATE_WRITE_COMBINE__SHIFT 0x13 #define DB_DEBUG3__DISABLE_HZ_TC_WRITE_COMBINE_MASK 0x100000 #define DB_DEBUG3__DISABLE_HZ_TC_WRITE_COMBINE__SHIFT 0x14 #define DB_DEBUG3__ENABLE_RECOMP_ZDIRTY_SUPPRESSION_OPT_MASK 0x200000 #define DB_DEBUG3__ENABLE_RECOMP_ZDIRTY_SUPPRESSION_OPT__SHIFT 0x15 #define DB_DEBUG3__ENABLE_TC_MA_ROUND_ROBIN_ARB_MASK 0x400000 #define DB_DEBUG3__ENABLE_TC_MA_ROUND_ROBIN_ARB__SHIFT 0x16 #define DB_DEBUG3__DISABLE_RAM_READ_SUPPRESION_ON_FWD_MASK 0x800000 #define DB_DEBUG3__DISABLE_RAM_READ_SUPPRESION_ON_FWD__SHIFT 0x17 #define DB_DEBUG3__DISABLE_EQAA_A2M_PERF_OPT_MASK 0x1000000 #define DB_DEBUG3__DISABLE_EQAA_A2M_PERF_OPT__SHIFT 0x18 #define DB_DEBUG3__DISABLE_DI_DT_STALL_MASK 0x2000000 #define DB_DEBUG3__DISABLE_DI_DT_STALL__SHIFT 0x19 #define DB_DEBUG3__ENABLE_DB_PROCESS_RESET_MASK 0x4000000 #define DB_DEBUG3__ENABLE_DB_PROCESS_RESET__SHIFT 0x1a #define DB_DEBUG3__DISABLE_OVERRASTERIZATION_FIX_MASK 0x8000000 #define DB_DEBUG3__DISABLE_OVERRASTERIZATION_FIX__SHIFT 0x1b #define DB_DEBUG3__DONT_INSERT_CONTEXT_SUSPEND_MASK 0x10000000 #define DB_DEBUG3__DONT_INSERT_CONTEXT_SUSPEND__SHIFT 0x1c #define DB_DEBUG3__DONT_DELETE_CONTEXT_SUSPEND_MASK 0x20000000 #define DB_DEBUG3__DONT_DELETE_CONTEXT_SUSPEND__SHIFT 0x1d #define DB_DEBUG3__DISABLE_4XAA_2P_DELAYED_WRITE_MASK 0x40000000 #define DB_DEBUG3__DISABLE_4XAA_2P_DELAYED_WRITE__SHIFT 0x1e #define DB_DEBUG3__DISABLE_4XAA_2P_INTERLEAVED_PMASK_MASK 0x80000000 #define DB_DEBUG3__DISABLE_4XAA_2P_INTERLEAVED_PMASK__SHIFT 0x1f #define DB_DEBUG4__DISABLE_QC_Z_MASK_SUMMATION_MASK 0x1 #define DB_DEBUG4__DISABLE_QC_Z_MASK_SUMMATION__SHIFT 0x0 #define DB_DEBUG4__DISABLE_QC_STENCIL_MASK_SUMMATION_MASK 0x2 #define DB_DEBUG4__DISABLE_QC_STENCIL_MASK_SUMMATION__SHIFT 0x1 #define DB_DEBUG4__DISABLE_RESUMM_TO_SINGLE_STENCIL_MASK 0x4 #define DB_DEBUG4__DISABLE_RESUMM_TO_SINGLE_STENCIL__SHIFT 0x2 #define DB_DEBUG4__DISABLE_PREZ_POSTZ_DTILE_CONFLICT_STALL_MASK 0x8 #define DB_DEBUG4__DISABLE_PREZ_POSTZ_DTILE_CONFLICT_STALL__SHIFT 0x3 #define DB_DEBUG4__DB_EXTRA_DEBUG4_MASK 0xfffffff0 #define DB_DEBUG4__DB_EXTRA_DEBUG4__SHIFT 0x4 #define DB_CREDIT_LIMIT__DB_SC_TILE_CREDITS_MASK 0x1f #define DB_CREDIT_LIMIT__DB_SC_TILE_CREDITS__SHIFT 0x0 #define DB_CREDIT_LIMIT__DB_SC_QUAD_CREDITS_MASK 0x3e0 #define DB_CREDIT_LIMIT__DB_SC_QUAD_CREDITS__SHIFT 0x5 #define DB_CREDIT_LIMIT__DB_CB_LQUAD_CREDITS_MASK 0x1c00 #define DB_CREDIT_LIMIT__DB_CB_LQUAD_CREDITS__SHIFT 0xa #define DB_CREDIT_LIMIT__DB_CB_TILE_CREDITS_MASK 0x7f000000 #define DB_CREDIT_LIMIT__DB_CB_TILE_CREDITS__SHIFT 0x18 #define DB_WATERMARKS__DEPTH_FREE_MASK 0x1f #define DB_WATERMARKS__DEPTH_FREE__SHIFT 0x0 #define DB_WATERMARKS__DEPTH_FLUSH_MASK 0x7e0 #define DB_WATERMARKS__DEPTH_FLUSH__SHIFT 0x5 #define DB_WATERMARKS__FORCE_SUMMARIZE_MASK 0x7800 #define DB_WATERMARKS__FORCE_SUMMARIZE__SHIFT 0xb #define DB_WATERMARKS__DEPTH_PENDING_FREE_MASK 0xf8000 #define DB_WATERMARKS__DEPTH_PENDING_FREE__SHIFT 0xf #define DB_WATERMARKS__DEPTH_CACHELINE_FREE_MASK 0x7f00000 #define DB_WATERMARKS__DEPTH_CACHELINE_FREE__SHIFT 0x14 #define DB_WATERMARKS__EARLY_Z_PANIC_DISABLE_MASK 0x8000000 #define DB_WATERMARKS__EARLY_Z_PANIC_DISABLE__SHIFT 0x1b #define DB_WATERMARKS__LATE_Z_PANIC_DISABLE_MASK 0x10000000 #define DB_WATERMARKS__LATE_Z_PANIC_DISABLE__SHIFT 0x1c #define DB_WATERMARKS__RE_Z_PANIC_DISABLE_MASK 0x20000000 #define DB_WATERMARKS__RE_Z_PANIC_DISABLE__SHIFT 0x1d #define DB_WATERMARKS__AUTO_FLUSH_HTILE_MASK 0x40000000 #define DB_WATERMARKS__AUTO_FLUSH_HTILE__SHIFT 0x1e #define DB_WATERMARKS__AUTO_FLUSH_QUAD_MASK 0x80000000 #define DB_WATERMARKS__AUTO_FLUSH_QUAD__SHIFT 0x1f #define DB_SUBTILE_CONTROL__MSAA1_X_MASK 0x3 #define DB_SUBTILE_CONTROL__MSAA1_X__SHIFT 0x0 #define DB_SUBTILE_CONTROL__MSAA1_Y_MASK 0xc #define DB_SUBTILE_CONTROL__MSAA1_Y__SHIFT 0x2 #define DB_SUBTILE_CONTROL__MSAA2_X_MASK 0x30 #define DB_SUBTILE_CONTROL__MSAA2_X__SHIFT 0x4 #define DB_SUBTILE_CONTROL__MSAA2_Y_MASK 0xc0 #define DB_SUBTILE_CONTROL__MSAA2_Y__SHIFT 0x6 #define DB_SUBTILE_CONTROL__MSAA4_X_MASK 0x300 #define DB_SUBTILE_CONTROL__MSAA4_X__SHIFT 0x8 #define DB_SUBTILE_CONTROL__MSAA4_Y_MASK 0xc00 #define DB_SUBTILE_CONTROL__MSAA4_Y__SHIFT 0xa #define DB_SUBTILE_CONTROL__MSAA8_X_MASK 0x3000 #define DB_SUBTILE_CONTROL__MSAA8_X__SHIFT 0xc #define DB_SUBTILE_CONTROL__MSAA8_Y_MASK 0xc000 #define DB_SUBTILE_CONTROL__MSAA8_Y__SHIFT 0xe #define DB_SUBTILE_CONTROL__MSAA16_X_MASK 0x30000 #define DB_SUBTILE_CONTROL__MSAA16_X__SHIFT 0x10 #define DB_SUBTILE_CONTROL__MSAA16_Y_MASK 0xc0000 #define DB_SUBTILE_CONTROL__MSAA16_Y__SHIFT 0x12 #define DB_FREE_CACHELINES__FREE_DTILE_DEPTH_MASK 0x7f #define DB_FREE_CACHELINES__FREE_DTILE_DEPTH__SHIFT 0x0 #define DB_FREE_CACHELINES__FREE_PLANE_DEPTH_MASK 0x3f80 #define DB_FREE_CACHELINES__FREE_PLANE_DEPTH__SHIFT 0x7 #define DB_FREE_CACHELINES__FREE_Z_DEPTH_MASK 0x1fc000 #define DB_FREE_CACHELINES__FREE_Z_DEPTH__SHIFT 0xe #define DB_FREE_CACHELINES__FREE_HTILE_DEPTH_MASK 0x1e00000 #define DB_FREE_CACHELINES__FREE_HTILE_DEPTH__SHIFT 0x15 #define DB_FREE_CACHELINES__QUAD_READ_REQS_MASK 0xfe000000 #define DB_FREE_CACHELINES__QUAD_READ_REQS__SHIFT 0x19 #define DB_FIFO_DEPTH1__MI_RDREQ_FIFO_DEPTH_MASK 0x1f #define DB_FIFO_DEPTH1__MI_RDREQ_FIFO_DEPTH__SHIFT 0x0 #define DB_FIFO_DEPTH1__MI_WRREQ_FIFO_DEPTH_MASK 0x3e0 #define DB_FIFO_DEPTH1__MI_WRREQ_FIFO_DEPTH__SHIFT 0x5 #define DB_FIFO_DEPTH1__MCC_DEPTH_MASK 0xfc00 #define DB_FIFO_DEPTH1__MCC_DEPTH__SHIFT 0xa #define DB_FIFO_DEPTH1__QC_DEPTH_MASK 0x1f0000 #define DB_FIFO_DEPTH1__QC_DEPTH__SHIFT 0x10 #define DB_FIFO_DEPTH1__LTILE_PROBE_FIFO_DEPTH_MASK 0x1fe00000 #define DB_FIFO_DEPTH1__LTILE_PROBE_FIFO_DEPTH__SHIFT 0x15 #define DB_FIFO_DEPTH2__EQUAD_FIFO_DEPTH_MASK 0xff #define DB_FIFO_DEPTH2__EQUAD_FIFO_DEPTH__SHIFT 0x0 #define DB_FIFO_DEPTH2__ETILE_OP_FIFO_DEPTH_MASK 0x7f00 #define DB_FIFO_DEPTH2__ETILE_OP_FIFO_DEPTH__SHIFT 0x8 #define DB_FIFO_DEPTH2__LQUAD_FIFO_DEPTH_MASK 0x1ff8000 #define DB_FIFO_DEPTH2__LQUAD_FIFO_DEPTH__SHIFT 0xf #define DB_FIFO_DEPTH2__LTILE_OP_FIFO_DEPTH_MASK 0xfe000000 #define DB_FIFO_DEPTH2__LTILE_OP_FIFO_DEPTH__SHIFT 0x19 #define DB_CGTT_CLK_CTRL_0__ON_DELAY_MASK 0xf #define DB_CGTT_CLK_CTRL_0__ON_DELAY__SHIFT 0x0 #define DB_CGTT_CLK_CTRL_0__OFF_HYSTERESIS_MASK 0xff0 #define DB_CGTT_CLK_CTRL_0__OFF_HYSTERESIS__SHIFT 0x4 #define DB_CGTT_CLK_CTRL_0__RESERVED_MASK 0xfff000 #define DB_CGTT_CLK_CTRL_0__RESERVED__SHIFT 0xc #define DB_CGTT_CLK_CTRL_0__SOFT_OVERRIDE7_MASK 0x1000000 #define DB_CGTT_CLK_CTRL_0__SOFT_OVERRIDE7__SHIFT 0x18 #define DB_CGTT_CLK_CTRL_0__SOFT_OVERRIDE6_MASK 0x2000000 #define DB_CGTT_CLK_CTRL_0__SOFT_OVERRIDE6__SHIFT 0x19 #define DB_CGTT_CLK_CTRL_0__SOFT_OVERRIDE5_MASK 0x4000000 #define DB_CGTT_CLK_CTRL_0__SOFT_OVERRIDE5__SHIFT 0x1a #define DB_CGTT_CLK_CTRL_0__SOFT_OVERRIDE4_MASK 0x8000000 #define DB_CGTT_CLK_CTRL_0__SOFT_OVERRIDE4__SHIFT 0x1b #define DB_CGTT_CLK_CTRL_0__SOFT_OVERRIDE3_MASK 0x10000000 #define DB_CGTT_CLK_CTRL_0__SOFT_OVERRIDE3__SHIFT 0x1c #define DB_CGTT_CLK_CTRL_0__SOFT_OVERRIDE2_MASK 0x20000000 #define DB_CGTT_CLK_CTRL_0__SOFT_OVERRIDE2__SHIFT 0x1d #define DB_CGTT_CLK_CTRL_0__SOFT_OVERRIDE1_MASK 0x40000000 #define DB_CGTT_CLK_CTRL_0__SOFT_OVERRIDE1__SHIFT 0x1e #define DB_CGTT_CLK_CTRL_0__SOFT_OVERRIDE0_MASK 0x80000000 #define DB_CGTT_CLK_CTRL_0__SOFT_OVERRIDE0__SHIFT 0x1f #define DB_ZPASS_COUNT_LOW__COUNT_LOW_MASK 0xffffffff #define DB_ZPASS_COUNT_LOW__COUNT_LOW__SHIFT 0x0 #define DB_ZPASS_COUNT_HI__COUNT_HI_MASK 0x7fffffff #define DB_ZPASS_COUNT_HI__COUNT_HI__SHIFT 0x0 #define DB_RING_CONTROL__COUNTER_CONTROL_MASK 0x3 #define DB_RING_CONTROL__COUNTER_CONTROL__SHIFT 0x0 #define DB_READ_DEBUG_0__BUSY_DATA0_MASK 0xffffffff #define DB_READ_DEBUG_0__BUSY_DATA0__SHIFT 0x0 #define DB_READ_DEBUG_1__BUSY_DATA1_MASK 0xffffffff #define DB_READ_DEBUG_1__BUSY_DATA1__SHIFT 0x0 #define DB_READ_DEBUG_2__BUSY_DATA2_MASK 0xffffffff #define DB_READ_DEBUG_2__BUSY_DATA2__SHIFT 0x0 #define DB_READ_DEBUG_3__DEBUG_DATA_MASK 0xffffffff #define DB_READ_DEBUG_3__DEBUG_DATA__SHIFT 0x0 #define DB_READ_DEBUG_4__DEBUG_DATA_MASK 0xffffffff #define DB_READ_DEBUG_4__DEBUG_DATA__SHIFT 0x0 #define DB_READ_DEBUG_5__DEBUG_DATA_MASK 0xffffffff #define DB_READ_DEBUG_5__DEBUG_DATA__SHIFT 0x0 #define DB_READ_DEBUG_6__DEBUG_DATA_MASK 0xffffffff #define DB_READ_DEBUG_6__DEBUG_DATA__SHIFT 0x0 #define DB_READ_DEBUG_7__DEBUG_DATA_MASK 0xffffffff #define DB_READ_DEBUG_7__DEBUG_DATA__SHIFT 0x0 #define DB_READ_DEBUG_8__DEBUG_DATA_MASK 0xffffffff #define DB_READ_DEBUG_8__DEBUG_DATA__SHIFT 0x0 #define DB_READ_DEBUG_9__DEBUG_DATA_MASK 0xffffffff #define DB_READ_DEBUG_9__DEBUG_DATA__SHIFT 0x0 #define DB_READ_DEBUG_A__DEBUG_DATA_MASK 0xffffffff #define DB_READ_DEBUG_A__DEBUG_DATA__SHIFT 0x0 #define DB_READ_DEBUG_B__DEBUG_DATA_MASK 0xffffffff #define DB_READ_DEBUG_B__DEBUG_DATA__SHIFT 0x0 #define DB_READ_DEBUG_C__DEBUG_DATA_MASK 0xffffffff #define DB_READ_DEBUG_C__DEBUG_DATA__SHIFT 0x0 #define DB_READ_DEBUG_D__DEBUG_DATA_MASK 0xffffffff #define DB_READ_DEBUG_D__DEBUG_DATA__SHIFT 0x0 #define DB_READ_DEBUG_E__DEBUG_DATA_MASK 0xffffffff #define DB_READ_DEBUG_E__DEBUG_DATA__SHIFT 0x0 #define DB_READ_DEBUG_F__DEBUG_DATA_MASK 0xffffffff #define DB_READ_DEBUG_F__DEBUG_DATA__SHIFT 0x0 #define DB_OCCLUSION_COUNT0_LOW__COUNT_LOW_MASK 0xffffffff #define DB_OCCLUSION_COUNT0_LOW__COUNT_LOW__SHIFT 0x0 #define DB_OCCLUSION_COUNT0_HI__COUNT_HI_MASK 0x7fffffff #define DB_OCCLUSION_COUNT0_HI__COUNT_HI__SHIFT 0x0 #define DB_OCCLUSION_COUNT1_LOW__COUNT_LOW_MASK 0xffffffff #define DB_OCCLUSION_COUNT1_LOW__COUNT_LOW__SHIFT 0x0 #define DB_OCCLUSION_COUNT1_HI__COUNT_HI_MASK 0x7fffffff #define DB_OCCLUSION_COUNT1_HI__COUNT_HI__SHIFT 0x0 #define DB_OCCLUSION_COUNT2_LOW__COUNT_LOW_MASK 0xffffffff #define DB_OCCLUSION_COUNT2_LOW__COUNT_LOW__SHIFT 0x0 #define DB_OCCLUSION_COUNT2_HI__COUNT_HI_MASK 0x7fffffff #define DB_OCCLUSION_COUNT2_HI__COUNT_HI__SHIFT 0x0 #define DB_OCCLUSION_COUNT3_LOW__COUNT_LOW_MASK 0xffffffff #define DB_OCCLUSION_COUNT3_LOW__COUNT_LOW__SHIFT 0x0 #define DB_OCCLUSION_COUNT3_HI__COUNT_HI_MASK 0x7fffffff #define DB_OCCLUSION_COUNT3_HI__COUNT_HI__SHIFT 0x0 #define CC_RB_REDUNDANCY__FAILED_RB0_MASK 0xf00 #define CC_RB_REDUNDANCY__FAILED_RB0__SHIFT 0x8 #define CC_RB_REDUNDANCY__EN_REDUNDANCY0_MASK 0x1000 #define CC_RB_REDUNDANCY__EN_REDUNDANCY0__SHIFT 0xc #define CC_RB_REDUNDANCY__FAILED_RB1_MASK 0xf0000 #define CC_RB_REDUNDANCY__FAILED_RB1__SHIFT 0x10 #define CC_RB_REDUNDANCY__EN_REDUNDANCY1_MASK 0x100000 #define CC_RB_REDUNDANCY__EN_REDUNDANCY1__SHIFT 0x14 #define CC_RB_BACKEND_DISABLE__BACKEND_DISABLE_MASK 0xff0000 #define CC_RB_BACKEND_DISABLE__BACKEND_DISABLE__SHIFT 0x10 #define GC_USER_RB_REDUNDANCY__FAILED_RB0_MASK 0xf00 #define GC_USER_RB_REDUNDANCY__FAILED_RB0__SHIFT 0x8 #define GC_USER_RB_REDUNDANCY__EN_REDUNDANCY0_MASK 0x1000 #define GC_USER_RB_REDUNDANCY__EN_REDUNDANCY0__SHIFT 0xc #define GC_USER_RB_REDUNDANCY__FAILED_RB1_MASK 0xf0000 #define GC_USER_RB_REDUNDANCY__FAILED_RB1__SHIFT 0x10 #define GC_USER_RB_REDUNDANCY__EN_REDUNDANCY1_MASK 0x100000 #define GC_USER_RB_REDUNDANCY__EN_REDUNDANCY1__SHIFT 0x14 #define GC_USER_RB_BACKEND_DISABLE__BACKEND_DISABLE_MASK 0xff0000 #define GC_USER_RB_BACKEND_DISABLE__BACKEND_DISABLE__SHIFT 0x10 #define GB_ADDR_CONFIG__NUM_PIPES_MASK 0x7 #define GB_ADDR_CONFIG__NUM_PIPES__SHIFT 0x0 #define GB_ADDR_CONFIG__PIPE_INTERLEAVE_SIZE_MASK 0x70 #define GB_ADDR_CONFIG__PIPE_INTERLEAVE_SIZE__SHIFT 0x4 #define GB_ADDR_CONFIG__BANK_INTERLEAVE_SIZE_MASK 0x700 #define GB_ADDR_CONFIG__BANK_INTERLEAVE_SIZE__SHIFT 0x8 #define GB_ADDR_CONFIG__NUM_SHADER_ENGINES_MASK 0x3000 #define GB_ADDR_CONFIG__NUM_SHADER_ENGINES__SHIFT 0xc #define GB_ADDR_CONFIG__SHADER_ENGINE_TILE_SIZE_MASK 0x70000 #define GB_ADDR_CONFIG__SHADER_ENGINE_TILE_SIZE__SHIFT 0x10 #define GB_ADDR_CONFIG__NUM_GPUS_MASK 0x700000 #define GB_ADDR_CONFIG__NUM_GPUS__SHIFT 0x14 #define GB_ADDR_CONFIG__MULTI_GPU_TILE_SIZE_MASK 0x3000000 #define GB_ADDR_CONFIG__MULTI_GPU_TILE_SIZE__SHIFT 0x18 #define GB_ADDR_CONFIG__ROW_SIZE_MASK 0x30000000 #define GB_ADDR_CONFIG__ROW_SIZE__SHIFT 0x1c #define GB_ADDR_CONFIG__NUM_LOWER_PIPES_MASK 0x40000000 #define GB_ADDR_CONFIG__NUM_LOWER_PIPES__SHIFT 0x1e #define GB_BACKEND_MAP__BACKEND_MAP_MASK 0xffffffff #define GB_BACKEND_MAP__BACKEND_MAP__SHIFT 0x0 #define GB_GPU_ID__GPU_ID_MASK 0xf #define GB_GPU_ID__GPU_ID__SHIFT 0x0 #define CC_RB_DAISY_CHAIN__RB_0_MASK 0xf #define CC_RB_DAISY_CHAIN__RB_0__SHIFT 0x0 #define CC_RB_DAISY_CHAIN__RB_1_MASK 0xf0 #define CC_RB_DAISY_CHAIN__RB_1__SHIFT 0x4 #define CC_RB_DAISY_CHAIN__RB_2_MASK 0xf00 #define CC_RB_DAISY_CHAIN__RB_2__SHIFT 0x8 #define CC_RB_DAISY_CHAIN__RB_3_MASK 0xf000 #define CC_RB_DAISY_CHAIN__RB_3__SHIFT 0xc #define CC_RB_DAISY_CHAIN__RB_4_MASK 0xf0000 #define CC_RB_DAISY_CHAIN__RB_4__SHIFT 0x10 #define CC_RB_DAISY_CHAIN__RB_5_MASK 0xf00000 #define CC_RB_DAISY_CHAIN__RB_5__SHIFT 0x14 #define CC_RB_DAISY_CHAIN__RB_6_MASK 0xf000000 #define CC_RB_DAISY_CHAIN__RB_6__SHIFT 0x18 #define CC_RB_DAISY_CHAIN__RB_7_MASK 0xf0000000 #define CC_RB_DAISY_CHAIN__RB_7__SHIFT 0x1c #define GB_TILE_MODE0__ARRAY_MODE_MASK 0x3c #define GB_TILE_MODE0__ARRAY_MODE__SHIFT 0x2 #define GB_TILE_MODE0__PIPE_CONFIG_MASK 0x7c0 #define GB_TILE_MODE0__PIPE_CONFIG__SHIFT 0x6 #define GB_TILE_MODE0__TILE_SPLIT_MASK 0x3800 #define GB_TILE_MODE0__TILE_SPLIT__SHIFT 0xb #define GB_TILE_MODE0__MICRO_TILE_MODE_NEW_MASK 0x1c00000 #define GB_TILE_MODE0__MICRO_TILE_MODE_NEW__SHIFT 0x16 #define GB_TILE_MODE0__SAMPLE_SPLIT_MASK 0x6000000 #define GB_TILE_MODE0__SAMPLE_SPLIT__SHIFT 0x19 #define GB_TILE_MODE1__ARRAY_MODE_MASK 0x3c #define GB_TILE_MODE1__ARRAY_MODE__SHIFT 0x2 #define GB_TILE_MODE1__PIPE_CONFIG_MASK 0x7c0 #define GB_TILE_MODE1__PIPE_CONFIG__SHIFT 0x6 #define GB_TILE_MODE1__TILE_SPLIT_MASK 0x3800 #define GB_TILE_MODE1__TILE_SPLIT__SHIFT 0xb #define GB_TILE_MODE1__MICRO_TILE_MODE_NEW_MASK 0x1c00000 #define GB_TILE_MODE1__MICRO_TILE_MODE_NEW__SHIFT 0x16 #define GB_TILE_MODE1__SAMPLE_SPLIT_MASK 0x6000000 #define GB_TILE_MODE1__SAMPLE_SPLIT__SHIFT 0x19 #define GB_TILE_MODE2__ARRAY_MODE_MASK 0x3c #define GB_TILE_MODE2__ARRAY_MODE__SHIFT 0x2 #define GB_TILE_MODE2__PIPE_CONFIG_MASK 0x7c0 #define GB_TILE_MODE2__PIPE_CONFIG__SHIFT 0x6 #define GB_TILE_MODE2__TILE_SPLIT_MASK 0x3800 #define GB_TILE_MODE2__TILE_SPLIT__SHIFT 0xb #define GB_TILE_MODE2__MICRO_TILE_MODE_NEW_MASK 0x1c00000 #define GB_TILE_MODE2__MICRO_TILE_MODE_NEW__SHIFT 0x16 #define GB_TILE_MODE2__SAMPLE_SPLIT_MASK 0x6000000 #define GB_TILE_MODE2__SAMPLE_SPLIT__SHIFT 0x19 #define GB_TILE_MODE3__ARRAY_MODE_MASK 0x3c #define GB_TILE_MODE3__ARRAY_MODE__SHIFT 0x2 #define GB_TILE_MODE3__PIPE_CONFIG_MASK 0x7c0 #define GB_TILE_MODE3__PIPE_CONFIG__SHIFT 0x6 #define GB_TILE_MODE3__TILE_SPLIT_MASK 0x3800 #define GB_TILE_MODE3__TILE_SPLIT__SHIFT 0xb #define GB_TILE_MODE3__MICRO_TILE_MODE_NEW_MASK 0x1c00000 #define GB_TILE_MODE3__MICRO_TILE_MODE_NEW__SHIFT 0x16 #define GB_TILE_MODE3__SAMPLE_SPLIT_MASK 0x6000000 #define GB_TILE_MODE3__SAMPLE_SPLIT__SHIFT 0x19 #define GB_TILE_MODE4__ARRAY_MODE_MASK 0x3c #define GB_TILE_MODE4__ARRAY_MODE__SHIFT 0x2 #define GB_TILE_MODE4__PIPE_CONFIG_MASK 0x7c0 #define GB_TILE_MODE4__PIPE_CONFIG__SHIFT 0x6 #define GB_TILE_MODE4__TILE_SPLIT_MASK 0x3800 #define GB_TILE_MODE4__TILE_SPLIT__SHIFT 0xb #define GB_TILE_MODE4__MICRO_TILE_MODE_NEW_MASK 0x1c00000 #define GB_TILE_MODE4__MICRO_TILE_MODE_NEW__SHIFT 0x16 #define GB_TILE_MODE4__SAMPLE_SPLIT_MASK 0x6000000 #define GB_TILE_MODE4__SAMPLE_SPLIT__SHIFT 0x19 #define GB_TILE_MODE5__ARRAY_MODE_MASK 0x3c #define GB_TILE_MODE5__ARRAY_MODE__SHIFT 0x2 #define GB_TILE_MODE5__PIPE_CONFIG_MASK 0x7c0 #define GB_TILE_MODE5__PIPE_CONFIG__SHIFT 0x6 #define GB_TILE_MODE5__TILE_SPLIT_MASK 0x3800 #define GB_TILE_MODE5__TILE_SPLIT__SHIFT 0xb #define GB_TILE_MODE5__MICRO_TILE_MODE_NEW_MASK 0x1c00000 #define GB_TILE_MODE5__MICRO_TILE_MODE_NEW__SHIFT 0x16 #define GB_TILE_MODE5__SAMPLE_SPLIT_MASK 0x6000000 #define GB_TILE_MODE5__SAMPLE_SPLIT__SHIFT 0x19 #define GB_TILE_MODE6__ARRAY_MODE_MASK 0x3c #define GB_TILE_MODE6__ARRAY_MODE__SHIFT 0x2 #define GB_TILE_MODE6__PIPE_CONFIG_MASK 0x7c0 #define GB_TILE_MODE6__PIPE_CONFIG__SHIFT 0x6 #define GB_TILE_MODE6__TILE_SPLIT_MASK 0x3800 #define GB_TILE_MODE6__TILE_SPLIT__SHIFT 0xb #define GB_TILE_MODE6__MICRO_TILE_MODE_NEW_MASK 0x1c00000 #define GB_TILE_MODE6__MICRO_TILE_MODE_NEW__SHIFT 0x16 #define GB_TILE_MODE6__SAMPLE_SPLIT_MASK 0x6000000 #define GB_TILE_MODE6__SAMPLE_SPLIT__SHIFT 0x19 #define GB_TILE_MODE7__ARRAY_MODE_MASK 0x3c #define GB_TILE_MODE7__ARRAY_MODE__SHIFT 0x2 #define GB_TILE_MODE7__PIPE_CONFIG_MASK 0x7c0 #define GB_TILE_MODE7__PIPE_CONFIG__SHIFT 0x6 #define GB_TILE_MODE7__TILE_SPLIT_MASK 0x3800 #define GB_TILE_MODE7__TILE_SPLIT__SHIFT 0xb #define GB_TILE_MODE7__MICRO_TILE_MODE_NEW_MASK 0x1c00000 #define GB_TILE_MODE7__MICRO_TILE_MODE_NEW__SHIFT 0x16 #define GB_TILE_MODE7__SAMPLE_SPLIT_MASK 0x6000000 #define GB_TILE_MODE7__SAMPLE_SPLIT__SHIFT 0x19 #define GB_TILE_MODE8__ARRAY_MODE_MASK 0x3c #define GB_TILE_MODE8__ARRAY_MODE__SHIFT 0x2 #define GB_TILE_MODE8__PIPE_CONFIG_MASK 0x7c0 #define GB_TILE_MODE8__PIPE_CONFIG__SHIFT 0x6 #define GB_TILE_MODE8__TILE_SPLIT_MASK 0x3800 #define GB_TILE_MODE8__TILE_SPLIT__SHIFT 0xb #define GB_TILE_MODE8__MICRO_TILE_MODE_NEW_MASK 0x1c00000 #define GB_TILE_MODE8__MICRO_TILE_MODE_NEW__SHIFT 0x16 #define GB_TILE_MODE8__SAMPLE_SPLIT_MASK 0x6000000 #define GB_TILE_MODE8__SAMPLE_SPLIT__SHIFT 0x19 #define GB_TILE_MODE9__ARRAY_MODE_MASK 0x3c #define GB_TILE_MODE9__ARRAY_MODE__SHIFT 0x2 #define GB_TILE_MODE9__PIPE_CONFIG_MASK 0x7c0 #define GB_TILE_MODE9__PIPE_CONFIG__SHIFT 0x6 #define GB_TILE_MODE9__TILE_SPLIT_MASK 0x3800 #define GB_TILE_MODE9__TILE_SPLIT__SHIFT 0xb #define GB_TILE_MODE9__MICRO_TILE_MODE_NEW_MASK 0x1c00000 #define GB_TILE_MODE9__MICRO_TILE_MODE_NEW__SHIFT 0x16 #define GB_TILE_MODE9__SAMPLE_SPLIT_MASK 0x6000000 #define GB_TILE_MODE9__SAMPLE_SPLIT__SHIFT 0x19 #define GB_TILE_MODE10__ARRAY_MODE_MASK 0x3c #define GB_TILE_MODE10__ARRAY_MODE__SHIFT 0x2 #define GB_TILE_MODE10__PIPE_CONFIG_MASK 0x7c0 #define GB_TILE_MODE10__PIPE_CONFIG__SHIFT 0x6 #define GB_TILE_MODE10__TILE_SPLIT_MASK 0x3800 #define GB_TILE_MODE10__TILE_SPLIT__SHIFT 0xb #define GB_TILE_MODE10__MICRO_TILE_MODE_NEW_MASK 0x1c00000 #define GB_TILE_MODE10__MICRO_TILE_MODE_NEW__SHIFT 0x16 #define GB_TILE_MODE10__SAMPLE_SPLIT_MASK 0x6000000 #define GB_TILE_MODE10__SAMPLE_SPLIT__SHIFT 0x19 #define GB_TILE_MODE11__ARRAY_MODE_MASK 0x3c #define GB_TILE_MODE11__ARRAY_MODE__SHIFT 0x2 #define GB_TILE_MODE11__PIPE_CONFIG_MASK 0x7c0 #define GB_TILE_MODE11__PIPE_CONFIG__SHIFT 0x6 #define GB_TILE_MODE11__TILE_SPLIT_MASK 0x3800 #define GB_TILE_MODE11__TILE_SPLIT__SHIFT 0xb #define GB_TILE_MODE11__MICRO_TILE_MODE_NEW_MASK 0x1c00000 #define GB_TILE_MODE11__MICRO_TILE_MODE_NEW__SHIFT 0x16 #define GB_TILE_MODE11__SAMPLE_SPLIT_MASK 0x6000000 #define GB_TILE_MODE11__SAMPLE_SPLIT__SHIFT 0x19 #define GB_TILE_MODE12__ARRAY_MODE_MASK 0x3c #define GB_TILE_MODE12__ARRAY_MODE__SHIFT 0x2 #define GB_TILE_MODE12__PIPE_CONFIG_MASK 0x7c0 #define GB_TILE_MODE12__PIPE_CONFIG__SHIFT 0x6 #define GB_TILE_MODE12__TILE_SPLIT_MASK 0x3800 #define GB_TILE_MODE12__TILE_SPLIT__SHIFT 0xb #define GB_TILE_MODE12__MICRO_TILE_MODE_NEW_MASK 0x1c00000 #define GB_TILE_MODE12__MICRO_TILE_MODE_NEW__SHIFT 0x16 #define GB_TILE_MODE12__SAMPLE_SPLIT_MASK 0x6000000 #define GB_TILE_MODE12__SAMPLE_SPLIT__SHIFT 0x19 #define GB_TILE_MODE13__ARRAY_MODE_MASK 0x3c #define GB_TILE_MODE13__ARRAY_MODE__SHIFT 0x2 #define GB_TILE_MODE13__PIPE_CONFIG_MASK 0x7c0 #define GB_TILE_MODE13__PIPE_CONFIG__SHIFT 0x6 #define GB_TILE_MODE13__TILE_SPLIT_MASK 0x3800 #define GB_TILE_MODE13__TILE_SPLIT__SHIFT 0xb #define GB_TILE_MODE13__MICRO_TILE_MODE_NEW_MASK 0x1c00000 #define GB_TILE_MODE13__MICRO_TILE_MODE_NEW__SHIFT 0x16 #define GB_TILE_MODE13__SAMPLE_SPLIT_MASK 0x6000000 #define GB_TILE_MODE13__SAMPLE_SPLIT__SHIFT 0x19 #define GB_TILE_MODE14__ARRAY_MODE_MASK 0x3c #define GB_TILE_MODE14__ARRAY_MODE__SHIFT 0x2 #define GB_TILE_MODE14__PIPE_CONFIG_MASK 0x7c0 #define GB_TILE_MODE14__PIPE_CONFIG__SHIFT 0x6 #define GB_TILE_MODE14__TILE_SPLIT_MASK 0x3800 #define GB_TILE_MODE14__TILE_SPLIT__SHIFT 0xb #define GB_TILE_MODE14__MICRO_TILE_MODE_NEW_MASK 0x1c00000 #define GB_TILE_MODE14__MICRO_TILE_MODE_NEW__SHIFT 0x16 #define GB_TILE_MODE14__SAMPLE_SPLIT_MASK 0x6000000 #define GB_TILE_MODE14__SAMPLE_SPLIT__SHIFT 0x19 #define GB_TILE_MODE15__ARRAY_MODE_MASK 0x3c #define GB_TILE_MODE15__ARRAY_MODE__SHIFT 0x2 #define GB_TILE_MODE15__PIPE_CONFIG_MASK 0x7c0 #define GB_TILE_MODE15__PIPE_CONFIG__SHIFT 0x6 #define GB_TILE_MODE15__TILE_SPLIT_MASK 0x3800 #define GB_TILE_MODE15__TILE_SPLIT__SHIFT 0xb #define GB_TILE_MODE15__MICRO_TILE_MODE_NEW_MASK 0x1c00000 #define GB_TILE_MODE15__MICRO_TILE_MODE_NEW__SHIFT 0x16 #define GB_TILE_MODE15__SAMPLE_SPLIT_MASK 0x6000000 #define GB_TILE_MODE15__SAMPLE_SPLIT__SHIFT 0x19 #define GB_TILE_MODE16__ARRAY_MODE_MASK 0x3c #define GB_TILE_MODE16__ARRAY_MODE__SHIFT 0x2 #define GB_TILE_MODE16__PIPE_CONFIG_MASK 0x7c0 #define GB_TILE_MODE16__PIPE_CONFIG__SHIFT 0x6 #define GB_TILE_MODE16__TILE_SPLIT_MASK 0x3800 #define GB_TILE_MODE16__TILE_SPLIT__SHIFT 0xb #define GB_TILE_MODE16__MICRO_TILE_MODE_NEW_MASK 0x1c00000 #define GB_TILE_MODE16__MICRO_TILE_MODE_NEW__SHIFT 0x16 #define GB_TILE_MODE16__SAMPLE_SPLIT_MASK 0x6000000 #define GB_TILE_MODE16__SAMPLE_SPLIT__SHIFT 0x19 #define GB_TILE_MODE17__ARRAY_MODE_MASK 0x3c #define GB_TILE_MODE17__ARRAY_MODE__SHIFT 0x2 #define GB_TILE_MODE17__PIPE_CONFIG_MASK 0x7c0 #define GB_TILE_MODE17__PIPE_CONFIG__SHIFT 0x6 #define GB_TILE_MODE17__TILE_SPLIT_MASK 0x3800 #define GB_TILE_MODE17__TILE_SPLIT__SHIFT 0xb #define GB_TILE_MODE17__MICRO_TILE_MODE_NEW_MASK 0x1c00000 #define GB_TILE_MODE17__MICRO_TILE_MODE_NEW__SHIFT 0x16 #define GB_TILE_MODE17__SAMPLE_SPLIT_MASK 0x6000000 #define GB_TILE_MODE17__SAMPLE_SPLIT__SHIFT 0x19 #define GB_TILE_MODE18__ARRAY_MODE_MASK 0x3c #define GB_TILE_MODE18__ARRAY_MODE__SHIFT 0x2 #define GB_TILE_MODE18__PIPE_CONFIG_MASK 0x7c0 #define GB_TILE_MODE18__PIPE_CONFIG__SHIFT 0x6 #define GB_TILE_MODE18__TILE_SPLIT_MASK 0x3800 #define GB_TILE_MODE18__TILE_SPLIT__SHIFT 0xb #define GB_TILE_MODE18__MICRO_TILE_MODE_NEW_MASK 0x1c00000 #define GB_TILE_MODE18__MICRO_TILE_MODE_NEW__SHIFT 0x16 #define GB_TILE_MODE18__SAMPLE_SPLIT_MASK 0x6000000 #define GB_TILE_MODE18__SAMPLE_SPLIT__SHIFT 0x19 #define GB_TILE_MODE19__ARRAY_MODE_MASK 0x3c #define GB_TILE_MODE19__ARRAY_MODE__SHIFT 0x2 #define GB_TILE_MODE19__PIPE_CONFIG_MASK 0x7c0 #define GB_TILE_MODE19__PIPE_CONFIG__SHIFT 0x6 #define GB_TILE_MODE19__TILE_SPLIT_MASK 0x3800 #define GB_TILE_MODE19__TILE_SPLIT__SHIFT 0xb #define GB_TILE_MODE19__MICRO_TILE_MODE_NEW_MASK 0x1c00000 #define GB_TILE_MODE19__MICRO_TILE_MODE_NEW__SHIFT 0x16 #define GB_TILE_MODE19__SAMPLE_SPLIT_MASK 0x6000000 #define GB_TILE_MODE19__SAMPLE_SPLIT__SHIFT 0x19 #define GB_TILE_MODE20__ARRAY_MODE_MASK 0x3c #define GB_TILE_MODE20__ARRAY_MODE__SHIFT 0x2 #define GB_TILE_MODE20__PIPE_CONFIG_MASK 0x7c0 #define GB_TILE_MODE20__PIPE_CONFIG__SHIFT 0x6 #define GB_TILE_MODE20__TILE_SPLIT_MASK 0x3800 #define GB_TILE_MODE20__TILE_SPLIT__SHIFT 0xb #define GB_TILE_MODE20__MICRO_TILE_MODE_NEW_MASK 0x1c00000 #define GB_TILE_MODE20__MICRO_TILE_MODE_NEW__SHIFT 0x16 #define GB_TILE_MODE20__SAMPLE_SPLIT_MASK 0x6000000 #define GB_TILE_MODE20__SAMPLE_SPLIT__SHIFT 0x19 #define GB_TILE_MODE21__ARRAY_MODE_MASK 0x3c #define GB_TILE_MODE21__ARRAY_MODE__SHIFT 0x2 #define GB_TILE_MODE21__PIPE_CONFIG_MASK 0x7c0 #define GB_TILE_MODE21__PIPE_CONFIG__SHIFT 0x6 #define GB_TILE_MODE21__TILE_SPLIT_MASK 0x3800 #define GB_TILE_MODE21__TILE_SPLIT__SHIFT 0xb #define GB_TILE_MODE21__MICRO_TILE_MODE_NEW_MASK 0x1c00000 #define GB_TILE_MODE21__MICRO_TILE_MODE_NEW__SHIFT 0x16 #define GB_TILE_MODE21__SAMPLE_SPLIT_MASK 0x6000000 #define GB_TILE_MODE21__SAMPLE_SPLIT__SHIFT 0x19 #define GB_TILE_MODE22__ARRAY_MODE_MASK 0x3c #define GB_TILE_MODE22__ARRAY_MODE__SHIFT 0x2 #define GB_TILE_MODE22__PIPE_CONFIG_MASK 0x7c0 #define GB_TILE_MODE22__PIPE_CONFIG__SHIFT 0x6 #define GB_TILE_MODE22__TILE_SPLIT_MASK 0x3800 #define GB_TILE_MODE22__TILE_SPLIT__SHIFT 0xb #define GB_TILE_MODE22__MICRO_TILE_MODE_NEW_MASK 0x1c00000 #define GB_TILE_MODE22__MICRO_TILE_MODE_NEW__SHIFT 0x16 #define GB_TILE_MODE22__SAMPLE_SPLIT_MASK 0x6000000 #define GB_TILE_MODE22__SAMPLE_SPLIT__SHIFT 0x19 #define GB_TILE_MODE23__ARRAY_MODE_MASK 0x3c #define GB_TILE_MODE23__ARRAY_MODE__SHIFT 0x2 #define GB_TILE_MODE23__PIPE_CONFIG_MASK 0x7c0 #define GB_TILE_MODE23__PIPE_CONFIG__SHIFT 0x6 #define GB_TILE_MODE23__TILE_SPLIT_MASK 0x3800 #define GB_TILE_MODE23__TILE_SPLIT__SHIFT 0xb #define GB_TILE_MODE23__MICRO_TILE_MODE_NEW_MASK 0x1c00000 #define GB_TILE_MODE23__MICRO_TILE_MODE_NEW__SHIFT 0x16 #define GB_TILE_MODE23__SAMPLE_SPLIT_MASK 0x6000000 #define GB_TILE_MODE23__SAMPLE_SPLIT__SHIFT 0x19 #define GB_TILE_MODE24__ARRAY_MODE_MASK 0x3c #define GB_TILE_MODE24__ARRAY_MODE__SHIFT 0x2 #define GB_TILE_MODE24__PIPE_CONFIG_MASK 0x7c0 #define GB_TILE_MODE24__PIPE_CONFIG__SHIFT 0x6 #define GB_TILE_MODE24__TILE_SPLIT_MASK 0x3800 #define GB_TILE_MODE24__TILE_SPLIT__SHIFT 0xb #define GB_TILE_MODE24__MICRO_TILE_MODE_NEW_MASK 0x1c00000 #define GB_TILE_MODE24__MICRO_TILE_MODE_NEW__SHIFT 0x16 #define GB_TILE_MODE24__SAMPLE_SPLIT_MASK 0x6000000 #define GB_TILE_MODE24__SAMPLE_SPLIT__SHIFT 0x19 #define GB_TILE_MODE25__ARRAY_MODE_MASK 0x3c #define GB_TILE_MODE25__ARRAY_MODE__SHIFT 0x2 #define GB_TILE_MODE25__PIPE_CONFIG_MASK 0x7c0 #define GB_TILE_MODE25__PIPE_CONFIG__SHIFT 0x6 #define GB_TILE_MODE25__TILE_SPLIT_MASK 0x3800 #define GB_TILE_MODE25__TILE_SPLIT__SHIFT 0xb #define GB_TILE_MODE25__MICRO_TILE_MODE_NEW_MASK 0x1c00000 #define GB_TILE_MODE25__MICRO_TILE_MODE_NEW__SHIFT 0x16 #define GB_TILE_MODE25__SAMPLE_SPLIT_MASK 0x6000000 #define GB_TILE_MODE25__SAMPLE_SPLIT__SHIFT 0x19 #define GB_TILE_MODE26__ARRAY_MODE_MASK 0x3c #define GB_TILE_MODE26__ARRAY_MODE__SHIFT 0x2 #define GB_TILE_MODE26__PIPE_CONFIG_MASK 0x7c0 #define GB_TILE_MODE26__PIPE_CONFIG__SHIFT 0x6 #define GB_TILE_MODE26__TILE_SPLIT_MASK 0x3800 #define GB_TILE_MODE26__TILE_SPLIT__SHIFT 0xb #define GB_TILE_MODE26__MICRO_TILE_MODE_NEW_MASK 0x1c00000 #define GB_TILE_MODE26__MICRO_TILE_MODE_NEW__SHIFT 0x16 #define GB_TILE_MODE26__SAMPLE_SPLIT_MASK 0x6000000 #define GB_TILE_MODE26__SAMPLE_SPLIT__SHIFT 0x19 #define GB_TILE_MODE27__ARRAY_MODE_MASK 0x3c #define GB_TILE_MODE27__ARRAY_MODE__SHIFT 0x2 #define GB_TILE_MODE27__PIPE_CONFIG_MASK 0x7c0 #define GB_TILE_MODE27__PIPE_CONFIG__SHIFT 0x6 #define GB_TILE_MODE27__TILE_SPLIT_MASK 0x3800 #define GB_TILE_MODE27__TILE_SPLIT__SHIFT 0xb #define GB_TILE_MODE27__MICRO_TILE_MODE_NEW_MASK 0x1c00000 #define GB_TILE_MODE27__MICRO_TILE_MODE_NEW__SHIFT 0x16 #define GB_TILE_MODE27__SAMPLE_SPLIT_MASK 0x6000000 #define GB_TILE_MODE27__SAMPLE_SPLIT__SHIFT 0x19 #define GB_TILE_MODE28__ARRAY_MODE_MASK 0x3c #define GB_TILE_MODE28__ARRAY_MODE__SHIFT 0x2 #define GB_TILE_MODE28__PIPE_CONFIG_MASK 0x7c0 #define GB_TILE_MODE28__PIPE_CONFIG__SHIFT 0x6 #define GB_TILE_MODE28__TILE_SPLIT_MASK 0x3800 #define GB_TILE_MODE28__TILE_SPLIT__SHIFT 0xb #define GB_TILE_MODE28__MICRO_TILE_MODE_NEW_MASK 0x1c00000 #define GB_TILE_MODE28__MICRO_TILE_MODE_NEW__SHIFT 0x16 #define GB_TILE_MODE28__SAMPLE_SPLIT_MASK 0x6000000 #define GB_TILE_MODE28__SAMPLE_SPLIT__SHIFT 0x19 #define GB_TILE_MODE29__ARRAY_MODE_MASK 0x3c #define GB_TILE_MODE29__ARRAY_MODE__SHIFT 0x2 #define GB_TILE_MODE29__PIPE_CONFIG_MASK 0x7c0 #define GB_TILE_MODE29__PIPE_CONFIG__SHIFT 0x6 #define GB_TILE_MODE29__TILE_SPLIT_MASK 0x3800 #define GB_TILE_MODE29__TILE_SPLIT__SHIFT 0xb #define GB_TILE_MODE29__MICRO_TILE_MODE_NEW_MASK 0x1c00000 #define GB_TILE_MODE29__MICRO_TILE_MODE_NEW__SHIFT 0x16 #define GB_TILE_MODE29__SAMPLE_SPLIT_MASK 0x6000000 #define GB_TILE_MODE29__SAMPLE_SPLIT__SHIFT 0x19 #define GB_TILE_MODE30__ARRAY_MODE_MASK 0x3c #define GB_TILE_MODE30__ARRAY_MODE__SHIFT 0x2 #define GB_TILE_MODE30__PIPE_CONFIG_MASK 0x7c0 #define GB_TILE_MODE30__PIPE_CONFIG__SHIFT 0x6 #define GB_TILE_MODE30__TILE_SPLIT_MASK 0x3800 #define GB_TILE_MODE30__TILE_SPLIT__SHIFT 0xb #define GB_TILE_MODE30__MICRO_TILE_MODE_NEW_MASK 0x1c00000 #define GB_TILE_MODE30__MICRO_TILE_MODE_NEW__SHIFT 0x16 #define GB_TILE_MODE30__SAMPLE_SPLIT_MASK 0x6000000 #define GB_TILE_MODE30__SAMPLE_SPLIT__SHIFT 0x19 #define GB_TILE_MODE31__ARRAY_MODE_MASK 0x3c #define GB_TILE_MODE31__ARRAY_MODE__SHIFT 0x2 #define GB_TILE_MODE31__PIPE_CONFIG_MASK 0x7c0 #define GB_TILE_MODE31__PIPE_CONFIG__SHIFT 0x6 #define GB_TILE_MODE31__TILE_SPLIT_MASK 0x3800 #define GB_TILE_MODE31__TILE_SPLIT__SHIFT 0xb #define GB_TILE_MODE31__MICRO_TILE_MODE_NEW_MASK 0x1c00000 #define GB_TILE_MODE31__MICRO_TILE_MODE_NEW__SHIFT 0x16 #define GB_TILE_MODE31__SAMPLE_SPLIT_MASK 0x6000000 #define GB_TILE_MODE31__SAMPLE_SPLIT__SHIFT 0x19 #define GB_MACROTILE_MODE0__BANK_WIDTH_MASK 0x3 #define GB_MACROTILE_MODE0__BANK_WIDTH__SHIFT 0x0 #define GB_MACROTILE_MODE0__BANK_HEIGHT_MASK 0xc #define GB_MACROTILE_MODE0__BANK_HEIGHT__SHIFT 0x2 #define GB_MACROTILE_MODE0__MACRO_TILE_ASPECT_MASK 0x30 #define GB_MACROTILE_MODE0__MACRO_TILE_ASPECT__SHIFT 0x4 #define GB_MACROTILE_MODE0__NUM_BANKS_MASK 0xc0 #define GB_MACROTILE_MODE0__NUM_BANKS__SHIFT 0x6 #define GB_MACROTILE_MODE1__BANK_WIDTH_MASK 0x3 #define GB_MACROTILE_MODE1__BANK_WIDTH__SHIFT 0x0 #define GB_MACROTILE_MODE1__BANK_HEIGHT_MASK 0xc #define GB_MACROTILE_MODE1__BANK_HEIGHT__SHIFT 0x2 #define GB_MACROTILE_MODE1__MACRO_TILE_ASPECT_MASK 0x30 #define GB_MACROTILE_MODE1__MACRO_TILE_ASPECT__SHIFT 0x4 #define GB_MACROTILE_MODE1__NUM_BANKS_MASK 0xc0 #define GB_MACROTILE_MODE1__NUM_BANKS__SHIFT 0x6 #define GB_MACROTILE_MODE2__BANK_WIDTH_MASK 0x3 #define GB_MACROTILE_MODE2__BANK_WIDTH__SHIFT 0x0 #define GB_MACROTILE_MODE2__BANK_HEIGHT_MASK 0xc #define GB_MACROTILE_MODE2__BANK_HEIGHT__SHIFT 0x2 #define GB_MACROTILE_MODE2__MACRO_TILE_ASPECT_MASK 0x30 #define GB_MACROTILE_MODE2__MACRO_TILE_ASPECT__SHIFT 0x4 #define GB_MACROTILE_MODE2__NUM_BANKS_MASK 0xc0 #define GB_MACROTILE_MODE2__NUM_BANKS__SHIFT 0x6 #define GB_MACROTILE_MODE3__BANK_WIDTH_MASK 0x3 #define GB_MACROTILE_MODE3__BANK_WIDTH__SHIFT 0x0 #define GB_MACROTILE_MODE3__BANK_HEIGHT_MASK 0xc #define GB_MACROTILE_MODE3__BANK_HEIGHT__SHIFT 0x2 #define GB_MACROTILE_MODE3__MACRO_TILE_ASPECT_MASK 0x30 #define GB_MACROTILE_MODE3__MACRO_TILE_ASPECT__SHIFT 0x4 #define GB_MACROTILE_MODE3__NUM_BANKS_MASK 0xc0 #define GB_MACROTILE_MODE3__NUM_BANKS__SHIFT 0x6 #define GB_MACROTILE_MODE4__BANK_WIDTH_MASK 0x3 #define GB_MACROTILE_MODE4__BANK_WIDTH__SHIFT 0x0 #define GB_MACROTILE_MODE4__BANK_HEIGHT_MASK 0xc #define GB_MACROTILE_MODE4__BANK_HEIGHT__SHIFT 0x2 #define GB_MACROTILE_MODE4__MACRO_TILE_ASPECT_MASK 0x30 #define GB_MACROTILE_MODE4__MACRO_TILE_ASPECT__SHIFT 0x4 #define GB_MACROTILE_MODE4__NUM_BANKS_MASK 0xc0 #define GB_MACROTILE_MODE4__NUM_BANKS__SHIFT 0x6 #define GB_MACROTILE_MODE5__BANK_WIDTH_MASK 0x3 #define GB_MACROTILE_MODE5__BANK_WIDTH__SHIFT 0x0 #define GB_MACROTILE_MODE5__BANK_HEIGHT_MASK 0xc #define GB_MACROTILE_MODE5__BANK_HEIGHT__SHIFT 0x2 #define GB_MACROTILE_MODE5__MACRO_TILE_ASPECT_MASK 0x30 #define GB_MACROTILE_MODE5__MACRO_TILE_ASPECT__SHIFT 0x4 #define GB_MACROTILE_MODE5__NUM_BANKS_MASK 0xc0 #define GB_MACROTILE_MODE5__NUM_BANKS__SHIFT 0x6 #define GB_MACROTILE_MODE6__BANK_WIDTH_MASK 0x3 #define GB_MACROTILE_MODE6__BANK_WIDTH__SHIFT 0x0 #define GB_MACROTILE_MODE6__BANK_HEIGHT_MASK 0xc #define GB_MACROTILE_MODE6__BANK_HEIGHT__SHIFT 0x2 #define GB_MACROTILE_MODE6__MACRO_TILE_ASPECT_MASK 0x30 #define GB_MACROTILE_MODE6__MACRO_TILE_ASPECT__SHIFT 0x4 #define GB_MACROTILE_MODE6__NUM_BANKS_MASK 0xc0 #define GB_MACROTILE_MODE6__NUM_BANKS__SHIFT 0x6 #define GB_MACROTILE_MODE7__BANK_WIDTH_MASK 0x3 #define GB_MACROTILE_MODE7__BANK_WIDTH__SHIFT 0x0 #define GB_MACROTILE_MODE7__BANK_HEIGHT_MASK 0xc #define GB_MACROTILE_MODE7__BANK_HEIGHT__SHIFT 0x2 #define GB_MACROTILE_MODE7__MACRO_TILE_ASPECT_MASK 0x30 #define GB_MACROTILE_MODE7__MACRO_TILE_ASPECT__SHIFT 0x4 #define GB_MACROTILE_MODE7__NUM_BANKS_MASK 0xc0 #define GB_MACROTILE_MODE7__NUM_BANKS__SHIFT 0x6 #define GB_MACROTILE_MODE8__BANK_WIDTH_MASK 0x3 #define GB_MACROTILE_MODE8__BANK_WIDTH__SHIFT 0x0 #define GB_MACROTILE_MODE8__BANK_HEIGHT_MASK 0xc #define GB_MACROTILE_MODE8__BANK_HEIGHT__SHIFT 0x2 #define GB_MACROTILE_MODE8__MACRO_TILE_ASPECT_MASK 0x30 #define GB_MACROTILE_MODE8__MACRO_TILE_ASPECT__SHIFT 0x4 #define GB_MACROTILE_MODE8__NUM_BANKS_MASK 0xc0 #define GB_MACROTILE_MODE8__NUM_BANKS__SHIFT 0x6 #define GB_MACROTILE_MODE9__BANK_WIDTH_MASK 0x3 #define GB_MACROTILE_MODE9__BANK_WIDTH__SHIFT 0x0 #define GB_MACROTILE_MODE9__BANK_HEIGHT_MASK 0xc #define GB_MACROTILE_MODE9__BANK_HEIGHT__SHIFT 0x2 #define GB_MACROTILE_MODE9__MACRO_TILE_ASPECT_MASK 0x30 #define GB_MACROTILE_MODE9__MACRO_TILE_ASPECT__SHIFT 0x4 #define GB_MACROTILE_MODE9__NUM_BANKS_MASK 0xc0 #define GB_MACROTILE_MODE9__NUM_BANKS__SHIFT 0x6 #define GB_MACROTILE_MODE10__BANK_WIDTH_MASK 0x3 #define GB_MACROTILE_MODE10__BANK_WIDTH__SHIFT 0x0 #define GB_MACROTILE_MODE10__BANK_HEIGHT_MASK 0xc #define GB_MACROTILE_MODE10__BANK_HEIGHT__SHIFT 0x2 #define GB_MACROTILE_MODE10__MACRO_TILE_ASPECT_MASK 0x30 #define GB_MACROTILE_MODE10__MACRO_TILE_ASPECT__SHIFT 0x4 #define GB_MACROTILE_MODE10__NUM_BANKS_MASK 0xc0 #define GB_MACROTILE_MODE10__NUM_BANKS__SHIFT 0x6 #define GB_MACROTILE_MODE11__BANK_WIDTH_MASK 0x3 #define GB_MACROTILE_MODE11__BANK_WIDTH__SHIFT 0x0 #define GB_MACROTILE_MODE11__BANK_HEIGHT_MASK 0xc #define GB_MACROTILE_MODE11__BANK_HEIGHT__SHIFT 0x2 #define GB_MACROTILE_MODE11__MACRO_TILE_ASPECT_MASK 0x30 #define GB_MACROTILE_MODE11__MACRO_TILE_ASPECT__SHIFT 0x4 #define GB_MACROTILE_MODE11__NUM_BANKS_MASK 0xc0 #define GB_MACROTILE_MODE11__NUM_BANKS__SHIFT 0x6 #define GB_MACROTILE_MODE12__BANK_WIDTH_MASK 0x3 #define GB_MACROTILE_MODE12__BANK_WIDTH__SHIFT 0x0 #define GB_MACROTILE_MODE12__BANK_HEIGHT_MASK 0xc #define GB_MACROTILE_MODE12__BANK_HEIGHT__SHIFT 0x2 #define GB_MACROTILE_MODE12__MACRO_TILE_ASPECT_MASK 0x30 #define GB_MACROTILE_MODE12__MACRO_TILE_ASPECT__SHIFT 0x4 #define GB_MACROTILE_MODE12__NUM_BANKS_MASK 0xc0 #define GB_MACROTILE_MODE12__NUM_BANKS__SHIFT 0x6 #define GB_MACROTILE_MODE13__BANK_WIDTH_MASK 0x3 #define GB_MACROTILE_MODE13__BANK_WIDTH__SHIFT 0x0 #define GB_MACROTILE_MODE13__BANK_HEIGHT_MASK 0xc #define GB_MACROTILE_MODE13__BANK_HEIGHT__SHIFT 0x2 #define GB_MACROTILE_MODE13__MACRO_TILE_ASPECT_MASK 0x30 #define GB_MACROTILE_MODE13__MACRO_TILE_ASPECT__SHIFT 0x4 #define GB_MACROTILE_MODE13__NUM_BANKS_MASK 0xc0 #define GB_MACROTILE_MODE13__NUM_BANKS__SHIFT 0x6 #define GB_MACROTILE_MODE14__BANK_WIDTH_MASK 0x3 #define GB_MACROTILE_MODE14__BANK_WIDTH__SHIFT 0x0 #define GB_MACROTILE_MODE14__BANK_HEIGHT_MASK 0xc #define GB_MACROTILE_MODE14__BANK_HEIGHT__SHIFT 0x2 #define GB_MACROTILE_MODE14__MACRO_TILE_ASPECT_MASK 0x30 #define GB_MACROTILE_MODE14__MACRO_TILE_ASPECT__SHIFT 0x4 #define GB_MACROTILE_MODE14__NUM_BANKS_MASK 0xc0 #define GB_MACROTILE_MODE14__NUM_BANKS__SHIFT 0x6 #define GB_MACROTILE_MODE15__BANK_WIDTH_MASK 0x3 #define GB_MACROTILE_MODE15__BANK_WIDTH__SHIFT 0x0 #define GB_MACROTILE_MODE15__BANK_HEIGHT_MASK 0xc #define GB_MACROTILE_MODE15__BANK_HEIGHT__SHIFT 0x2 #define GB_MACROTILE_MODE15__MACRO_TILE_ASPECT_MASK 0x30 #define GB_MACROTILE_MODE15__MACRO_TILE_ASPECT__SHIFT 0x4 #define GB_MACROTILE_MODE15__NUM_BANKS_MASK 0xc0 #define GB_MACROTILE_MODE15__NUM_BANKS__SHIFT 0x6 #define GB_EDC_MODE__FORCE_SEC_ON_DED_MASK 0x10000 #define GB_EDC_MODE__FORCE_SEC_ON_DED__SHIFT 0x10 #define GB_EDC_MODE__DED_MODE_MASK 0x300000 #define GB_EDC_MODE__DED_MODE__SHIFT 0x14 #define GB_EDC_MODE__PROP_FED_MASK 0x20000000 #define GB_EDC_MODE__PROP_FED__SHIFT 0x1d #define GB_EDC_MODE__BYPASS_MASK 0x80000000 #define GB_EDC_MODE__BYPASS__SHIFT 0x1f #define CC_GC_EDC_CONFIG__DIS_EDC_MASK 0x2 #define CC_GC_EDC_CONFIG__DIS_EDC__SHIFT 0x1 #define RAS_SIGNATURE_CONTROL__ENABLE_MASK 0x1 #define RAS_SIGNATURE_CONTROL__ENABLE__SHIFT 0x0 #define RAS_SIGNATURE_MASK__INPUT_BUS_MASK_MASK 0xffffffff #define RAS_SIGNATURE_MASK__INPUT_BUS_MASK__SHIFT 0x0 #define RAS_SX_SIGNATURE0__SIGNATURE_MASK 0xffffffff #define RAS_SX_SIGNATURE0__SIGNATURE__SHIFT 0x0 #define RAS_SX_SIGNATURE1__SIGNATURE_MASK 0xffffffff #define RAS_SX_SIGNATURE1__SIGNATURE__SHIFT 0x0 #define RAS_SX_SIGNATURE2__SIGNATURE_MASK 0xffffffff #define RAS_SX_SIGNATURE2__SIGNATURE__SHIFT 0x0 #define RAS_SX_SIGNATURE3__SIGNATURE_MASK 0xffffffff #define RAS_SX_SIGNATURE3__SIGNATURE__SHIFT 0x0 #define RAS_DB_SIGNATURE0__SIGNATURE_MASK 0xffffffff #define RAS_DB_SIGNATURE0__SIGNATURE__SHIFT 0x0 #define RAS_PA_SIGNATURE0__SIGNATURE_MASK 0xffffffff #define RAS_PA_SIGNATURE0__SIGNATURE__SHIFT 0x0 #define RAS_VGT_SIGNATURE0__SIGNATURE_MASK 0xffffffff #define RAS_VGT_SIGNATURE0__SIGNATURE__SHIFT 0x0 #define RAS_SQ_SIGNATURE0__SIGNATURE_MASK 0xffffffff #define RAS_SQ_SIGNATURE0__SIGNATURE__SHIFT 0x0 #define RAS_SC_SIGNATURE0__SIGNATURE_MASK 0xffffffff #define RAS_SC_SIGNATURE0__SIGNATURE__SHIFT 0x0 #define RAS_SC_SIGNATURE1__SIGNATURE_MASK 0xffffffff #define RAS_SC_SIGNATURE1__SIGNATURE__SHIFT 0x0 #define RAS_SC_SIGNATURE2__SIGNATURE_MASK 0xffffffff #define RAS_SC_SIGNATURE2__SIGNATURE__SHIFT 0x0 #define RAS_SC_SIGNATURE3__SIGNATURE_MASK 0xffffffff #define RAS_SC_SIGNATURE3__SIGNATURE__SHIFT 0x0 #define RAS_SC_SIGNATURE4__SIGNATURE_MASK 0xffffffff #define RAS_SC_SIGNATURE4__SIGNATURE__SHIFT 0x0 #define RAS_SC_SIGNATURE5__SIGNATURE_MASK 0xffffffff #define RAS_SC_SIGNATURE5__SIGNATURE__SHIFT 0x0 #define RAS_SC_SIGNATURE6__SIGNATURE_MASK 0xffffffff #define RAS_SC_SIGNATURE6__SIGNATURE__SHIFT 0x0 #define RAS_SC_SIGNATURE7__SIGNATURE_MASK 0xffffffff #define RAS_SC_SIGNATURE7__SIGNATURE__SHIFT 0x0 #define RAS_IA_SIGNATURE0__SIGNATURE_MASK 0xffffffff #define RAS_IA_SIGNATURE0__SIGNATURE__SHIFT 0x0 #define RAS_IA_SIGNATURE1__SIGNATURE_MASK 0xffffffff #define RAS_IA_SIGNATURE1__SIGNATURE__SHIFT 0x0 #define RAS_SPI_SIGNATURE0__SIGNATURE_MASK 0xffffffff #define RAS_SPI_SIGNATURE0__SIGNATURE__SHIFT 0x0 #define RAS_SPI_SIGNATURE1__SIGNATURE_MASK 0xffffffff #define RAS_SPI_SIGNATURE1__SIGNATURE__SHIFT 0x0 #define RAS_TA_SIGNATURE0__SIGNATURE_MASK 0xffffffff #define RAS_TA_SIGNATURE0__SIGNATURE__SHIFT 0x0 #define RAS_TD_SIGNATURE0__SIGNATURE_MASK 0xffffffff #define RAS_TD_SIGNATURE0__SIGNATURE__SHIFT 0x0 #define RAS_CB_SIGNATURE0__SIGNATURE_MASK 0xffffffff #define RAS_CB_SIGNATURE0__SIGNATURE__SHIFT 0x0 #define RAS_BCI_SIGNATURE0__SIGNATURE_MASK 0xffffffff #define RAS_BCI_SIGNATURE0__SIGNATURE__SHIFT 0x0 #define RAS_BCI_SIGNATURE1__SIGNATURE_MASK 0xffffffff #define RAS_BCI_SIGNATURE1__SIGNATURE__SHIFT 0x0 #define RAS_TA_SIGNATURE1__SIGNATURE_MASK 0xffffffff #define RAS_TA_SIGNATURE1__SIGNATURE__SHIFT 0x0 #define GRBM_HYP_CAM_INDEX__CAM_INDEX_MASK 0x7 #define GRBM_HYP_CAM_INDEX__CAM_INDEX__SHIFT 0x0 #define GRBM_CAM_INDEX__CAM_INDEX_MASK 0x7 #define GRBM_CAM_INDEX__CAM_INDEX__SHIFT 0x0 #define GRBM_HYP_CAM_DATA__CAM_ADDR_MASK 0xffff #define GRBM_HYP_CAM_DATA__CAM_ADDR__SHIFT 0x0 #define GRBM_HYP_CAM_DATA__CAM_REMAPADDR_MASK 0xffff0000 #define GRBM_HYP_CAM_DATA__CAM_REMAPADDR__SHIFT 0x10 #define GRBM_CAM_DATA__CAM_ADDR_MASK 0xffff #define GRBM_CAM_DATA__CAM_ADDR__SHIFT 0x0 #define GRBM_CAM_DATA__CAM_REMAPADDR_MASK 0xffff0000 #define GRBM_CAM_DATA__CAM_REMAPADDR__SHIFT 0x10 #define GRBM_CNTL__READ_TIMEOUT_MASK 0xff #define GRBM_CNTL__READ_TIMEOUT__SHIFT 0x0 #define GRBM_CNTL__REPORT_LAST_RDERR_MASK 0x80000000 #define GRBM_CNTL__REPORT_LAST_RDERR__SHIFT 0x1f #define GRBM_SKEW_CNTL__SKEW_TOP_THRESHOLD_MASK 0x3f #define GRBM_SKEW_CNTL__SKEW_TOP_THRESHOLD__SHIFT 0x0 #define GRBM_SKEW_CNTL__SKEW_COUNT_MASK 0xfc0 #define GRBM_SKEW_CNTL__SKEW_COUNT__SHIFT 0x6 #define GRBM_PWR_CNTL__ALL_REQ_TYPE_MASK 0x3 #define GRBM_PWR_CNTL__ALL_REQ_TYPE__SHIFT 0x0 #define GRBM_PWR_CNTL__GFX_REQ_TYPE_MASK 0xc #define GRBM_PWR_CNTL__GFX_REQ_TYPE__SHIFT 0x2 #define GRBM_PWR_CNTL__ALL_RSP_TYPE_MASK 0x30 #define GRBM_PWR_CNTL__ALL_RSP_TYPE__SHIFT 0x4 #define GRBM_PWR_CNTL__GFX_RSP_TYPE_MASK 0xc0 #define GRBM_PWR_CNTL__GFX_RSP_TYPE__SHIFT 0x6 #define GRBM_PWR_CNTL__GFX_REQ_EN_MASK 0x4000 #define GRBM_PWR_CNTL__GFX_REQ_EN__SHIFT 0xe #define GRBM_PWR_CNTL__ALL_REQ_EN_MASK 0x8000 #define GRBM_PWR_CNTL__ALL_REQ_EN__SHIFT 0xf #define GRBM_STATUS__ME0PIPE0_CMDFIFO_AVAIL_MASK 0xf #define GRBM_STATUS__ME0PIPE0_CMDFIFO_AVAIL__SHIFT 0x0 #define GRBM_STATUS__SRBM_RQ_PENDING_MASK 0x20 #define GRBM_STATUS__SRBM_RQ_PENDING__SHIFT 0x5 #define GRBM_STATUS__ME0PIPE0_CF_RQ_PENDING_MASK 0x80 #define GRBM_STATUS__ME0PIPE0_CF_RQ_PENDING__SHIFT 0x7 #define GRBM_STATUS__ME0PIPE0_PF_RQ_PENDING_MASK 0x100 #define GRBM_STATUS__ME0PIPE0_PF_RQ_PENDING__SHIFT 0x8 #define GRBM_STATUS__GDS_DMA_RQ_PENDING_MASK 0x200 #define GRBM_STATUS__GDS_DMA_RQ_PENDING__SHIFT 0x9 #define GRBM_STATUS__DB_CLEAN_MASK 0x1000 #define GRBM_STATUS__DB_CLEAN__SHIFT 0xc #define GRBM_STATUS__CB_CLEAN_MASK 0x2000 #define GRBM_STATUS__CB_CLEAN__SHIFT 0xd #define GRBM_STATUS__TA_BUSY_MASK 0x4000 #define GRBM_STATUS__TA_BUSY__SHIFT 0xe #define GRBM_STATUS__GDS_BUSY_MASK 0x8000 #define GRBM_STATUS__GDS_BUSY__SHIFT 0xf #define GRBM_STATUS__WD_BUSY_NO_DMA_MASK 0x10000 #define GRBM_STATUS__WD_BUSY_NO_DMA__SHIFT 0x10 #define GRBM_STATUS__VGT_BUSY_MASK 0x20000 #define GRBM_STATUS__VGT_BUSY__SHIFT 0x11 #define GRBM_STATUS__IA_BUSY_NO_DMA_MASK 0x40000 #define GRBM_STATUS__IA_BUSY_NO_DMA__SHIFT 0x12 #define GRBM_STATUS__IA_BUSY_MASK 0x80000 #define GRBM_STATUS__IA_BUSY__SHIFT 0x13 #define GRBM_STATUS__SX_BUSY_MASK 0x100000 #define GRBM_STATUS__SX_BUSY__SHIFT 0x14 #define GRBM_STATUS__WD_BUSY_MASK 0x200000 #define GRBM_STATUS__WD_BUSY__SHIFT 0x15 #define GRBM_STATUS__SPI_BUSY_MASK 0x400000 #define GRBM_STATUS__SPI_BUSY__SHIFT 0x16 #define GRBM_STATUS__BCI_BUSY_MASK 0x800000 #define GRBM_STATUS__BCI_BUSY__SHIFT 0x17 #define GRBM_STATUS__SC_BUSY_MASK 0x1000000 #define GRBM_STATUS__SC_BUSY__SHIFT 0x18 #define GRBM_STATUS__PA_BUSY_MASK 0x2000000 #define GRBM_STATUS__PA_BUSY__SHIFT 0x19 #define GRBM_STATUS__DB_BUSY_MASK 0x4000000 #define GRBM_STATUS__DB_BUSY__SHIFT 0x1a #define GRBM_STATUS__CP_COHERENCY_BUSY_MASK 0x10000000 #define GRBM_STATUS__CP_COHERENCY_BUSY__SHIFT 0x1c #define GRBM_STATUS__CP_BUSY_MASK 0x20000000 #define GRBM_STATUS__CP_BUSY__SHIFT 0x1d #define GRBM_STATUS__CB_BUSY_MASK 0x40000000 #define GRBM_STATUS__CB_BUSY__SHIFT 0x1e #define GRBM_STATUS__GUI_ACTIVE_MASK 0x80000000 #define GRBM_STATUS__GUI_ACTIVE__SHIFT 0x1f #define GRBM_STATUS2__ME0PIPE1_CMDFIFO_AVAIL_MASK 0xf #define GRBM_STATUS2__ME0PIPE1_CMDFIFO_AVAIL__SHIFT 0x0 #define GRBM_STATUS2__ME0PIPE1_CF_RQ_PENDING_MASK 0x10 #define GRBM_STATUS2__ME0PIPE1_CF_RQ_PENDING__SHIFT 0x4 #define GRBM_STATUS2__ME0PIPE1_PF_RQ_PENDING_MASK 0x20 #define GRBM_STATUS2__ME0PIPE1_PF_RQ_PENDING__SHIFT 0x5 #define GRBM_STATUS2__ME1PIPE0_RQ_PENDING_MASK 0x40 #define GRBM_STATUS2__ME1PIPE0_RQ_PENDING__SHIFT 0x6 #define GRBM_STATUS2__ME1PIPE1_RQ_PENDING_MASK 0x80 #define GRBM_STATUS2__ME1PIPE1_RQ_PENDING__SHIFT 0x7 #define GRBM_STATUS2__ME1PIPE2_RQ_PENDING_MASK 0x100 #define GRBM_STATUS2__ME1PIPE2_RQ_PENDING__SHIFT 0x8 #define GRBM_STATUS2__ME1PIPE3_RQ_PENDING_MASK 0x200 #define GRBM_STATUS2__ME1PIPE3_RQ_PENDING__SHIFT 0x9 #define GRBM_STATUS2__ME2PIPE0_RQ_PENDING_MASK 0x400 #define GRBM_STATUS2__ME2PIPE0_RQ_PENDING__SHIFT 0xa #define GRBM_STATUS2__ME2PIPE1_RQ_PENDING_MASK 0x800 #define GRBM_STATUS2__ME2PIPE1_RQ_PENDING__SHIFT 0xb #define GRBM_STATUS2__ME2PIPE2_RQ_PENDING_MASK 0x1000 #define GRBM_STATUS2__ME2PIPE2_RQ_PENDING__SHIFT 0xc #define GRBM_STATUS2__ME2PIPE3_RQ_PENDING_MASK 0x2000 #define GRBM_STATUS2__ME2PIPE3_RQ_PENDING__SHIFT 0xd #define GRBM_STATUS2__RLC_RQ_PENDING_MASK 0x4000 #define GRBM_STATUS2__RLC_RQ_PENDING__SHIFT 0xe #define GRBM_STATUS2__RLC_BUSY_MASK 0x1000000 #define GRBM_STATUS2__RLC_BUSY__SHIFT 0x18 #define GRBM_STATUS2__TC_BUSY_MASK 0x2000000 #define GRBM_STATUS2__TC_BUSY__SHIFT 0x19 #define GRBM_STATUS2__TCC_CC_RESIDENT_MASK 0x4000000 #define GRBM_STATUS2__TCC_CC_RESIDENT__SHIFT 0x1a #define GRBM_STATUS2__CPF_BUSY_MASK 0x10000000 #define GRBM_STATUS2__CPF_BUSY__SHIFT 0x1c #define GRBM_STATUS2__CPC_BUSY_MASK 0x20000000 #define GRBM_STATUS2__CPC_BUSY__SHIFT 0x1d #define GRBM_STATUS2__CPG_BUSY_MASK 0x40000000 #define GRBM_STATUS2__CPG_BUSY__SHIFT 0x1e #define GRBM_STATUS_SE0__DB_CLEAN_MASK 0x2 #define GRBM_STATUS_SE0__DB_CLEAN__SHIFT 0x1 #define GRBM_STATUS_SE0__CB_CLEAN_MASK 0x4 #define GRBM_STATUS_SE0__CB_CLEAN__SHIFT 0x2 #define GRBM_STATUS_SE0__BCI_BUSY_MASK 0x400000 #define GRBM_STATUS_SE0__BCI_BUSY__SHIFT 0x16 #define GRBM_STATUS_SE0__VGT_BUSY_MASK 0x800000 #define GRBM_STATUS_SE0__VGT_BUSY__SHIFT 0x17 #define GRBM_STATUS_SE0__PA_BUSY_MASK 0x1000000 #define GRBM_STATUS_SE0__PA_BUSY__SHIFT 0x18 #define GRBM_STATUS_SE0__TA_BUSY_MASK 0x2000000 #define GRBM_STATUS_SE0__TA_BUSY__SHIFT 0x19 #define GRBM_STATUS_SE0__SX_BUSY_MASK 0x4000000 #define GRBM_STATUS_SE0__SX_BUSY__SHIFT 0x1a #define GRBM_STATUS_SE0__SPI_BUSY_MASK 0x8000000 #define GRBM_STATUS_SE0__SPI_BUSY__SHIFT 0x1b #define GRBM_STATUS_SE0__SC_BUSY_MASK 0x20000000 #define GRBM_STATUS_SE0__SC_BUSY__SHIFT 0x1d #define GRBM_STATUS_SE0__DB_BUSY_MASK 0x40000000 #define GRBM_STATUS_SE0__DB_BUSY__SHIFT 0x1e #define GRBM_STATUS_SE0__CB_BUSY_MASK 0x80000000 #define GRBM_STATUS_SE0__CB_BUSY__SHIFT 0x1f #define GRBM_STATUS_SE1__DB_CLEAN_MASK 0x2 #define GRBM_STATUS_SE1__DB_CLEAN__SHIFT 0x1 #define GRBM_STATUS_SE1__CB_CLEAN_MASK 0x4 #define GRBM_STATUS_SE1__CB_CLEAN__SHIFT 0x2 #define GRBM_STATUS_SE1__BCI_BUSY_MASK 0x400000 #define GRBM_STATUS_SE1__BCI_BUSY__SHIFT 0x16 #define GRBM_STATUS_SE1__VGT_BUSY_MASK 0x800000 #define GRBM_STATUS_SE1__VGT_BUSY__SHIFT 0x17 #define GRBM_STATUS_SE1__PA_BUSY_MASK 0x1000000 #define GRBM_STATUS_SE1__PA_BUSY__SHIFT 0x18 #define GRBM_STATUS_SE1__TA_BUSY_MASK 0x2000000 #define GRBM_STATUS_SE1__TA_BUSY__SHIFT 0x19 #define GRBM_STATUS_SE1__SX_BUSY_MASK 0x4000000 #define GRBM_STATUS_SE1__SX_BUSY__SHIFT 0x1a #define GRBM_STATUS_SE1__SPI_BUSY_MASK 0x8000000 #define GRBM_STATUS_SE1__SPI_BUSY__SHIFT 0x1b #define GRBM_STATUS_SE1__SC_BUSY_MASK 0x20000000 #define GRBM_STATUS_SE1__SC_BUSY__SHIFT 0x1d #define GRBM_STATUS_SE1__DB_BUSY_MASK 0x40000000 #define GRBM_STATUS_SE1__DB_BUSY__SHIFT 0x1e #define GRBM_STATUS_SE1__CB_BUSY_MASK 0x80000000 #define GRBM_STATUS_SE1__CB_BUSY__SHIFT 0x1f #define GRBM_STATUS_SE2__DB_CLEAN_MASK 0x2 #define GRBM_STATUS_SE2__DB_CLEAN__SHIFT 0x1 #define GRBM_STATUS_SE2__CB_CLEAN_MASK 0x4 #define GRBM_STATUS_SE2__CB_CLEAN__SHIFT 0x2 #define GRBM_STATUS_SE2__BCI_BUSY_MASK 0x400000 #define GRBM_STATUS_SE2__BCI_BUSY__SHIFT 0x16 #define GRBM_STATUS_SE2__VGT_BUSY_MASK 0x800000 #define GRBM_STATUS_SE2__VGT_BUSY__SHIFT 0x17 #define GRBM_STATUS_SE2__PA_BUSY_MASK 0x1000000 #define GRBM_STATUS_SE2__PA_BUSY__SHIFT 0x18 #define GRBM_STATUS_SE2__TA_BUSY_MASK 0x2000000 #define GRBM_STATUS_SE2__TA_BUSY__SHIFT 0x19 #define GRBM_STATUS_SE2__SX_BUSY_MASK 0x4000000 #define GRBM_STATUS_SE2__SX_BUSY__SHIFT 0x1a #define GRBM_STATUS_SE2__SPI_BUSY_MASK 0x8000000 #define GRBM_STATUS_SE2__SPI_BUSY__SHIFT 0x1b #define GRBM_STATUS_SE2__SC_BUSY_MASK 0x20000000 #define GRBM_STATUS_SE2__SC_BUSY__SHIFT 0x1d #define GRBM_STATUS_SE2__DB_BUSY_MASK 0x40000000 #define GRBM_STATUS_SE2__DB_BUSY__SHIFT 0x1e #define GRBM_STATUS_SE2__CB_BUSY_MASK 0x80000000 #define GRBM_STATUS_SE2__CB_BUSY__SHIFT 0x1f #define GRBM_STATUS_SE3__DB_CLEAN_MASK 0x2 #define GRBM_STATUS_SE3__DB_CLEAN__SHIFT 0x1 #define GRBM_STATUS_SE3__CB_CLEAN_MASK 0x4 #define GRBM_STATUS_SE3__CB_CLEAN__SHIFT 0x2 #define GRBM_STATUS_SE3__BCI_BUSY_MASK 0x400000 #define GRBM_STATUS_SE3__BCI_BUSY__SHIFT 0x16 #define GRBM_STATUS_SE3__VGT_BUSY_MASK 0x800000 #define GRBM_STATUS_SE3__VGT_BUSY__SHIFT 0x17 #define GRBM_STATUS_SE3__PA_BUSY_MASK 0x1000000 #define GRBM_STATUS_SE3__PA_BUSY__SHIFT 0x18 #define GRBM_STATUS_SE3__TA_BUSY_MASK 0x2000000 #define GRBM_STATUS_SE3__TA_BUSY__SHIFT 0x19 #define GRBM_STATUS_SE3__SX_BUSY_MASK 0x4000000 #define GRBM_STATUS_SE3__SX_BUSY__SHIFT 0x1a #define GRBM_STATUS_SE3__SPI_BUSY_MASK 0x8000000 #define GRBM_STATUS_SE3__SPI_BUSY__SHIFT 0x1b #define GRBM_STATUS_SE3__SC_BUSY_MASK 0x20000000 #define GRBM_STATUS_SE3__SC_BUSY__SHIFT 0x1d #define GRBM_STATUS_SE3__DB_BUSY_MASK 0x40000000 #define GRBM_STATUS_SE3__DB_BUSY__SHIFT 0x1e #define GRBM_STATUS_SE3__CB_BUSY_MASK 0x80000000 #define GRBM_STATUS_SE3__CB_BUSY__SHIFT 0x1f #define GRBM_SOFT_RESET__SOFT_RESET_CP_MASK 0x1 #define GRBM_SOFT_RESET__SOFT_RESET_CP__SHIFT 0x0 #define GRBM_SOFT_RESET__SOFT_RESET_RLC_MASK 0x4 #define GRBM_SOFT_RESET__SOFT_RESET_RLC__SHIFT 0x2 #define GRBM_SOFT_RESET__SOFT_RESET_GFX_MASK 0x10000 #define GRBM_SOFT_RESET__SOFT_RESET_GFX__SHIFT 0x10 #define GRBM_SOFT_RESET__SOFT_RESET_CPF_MASK 0x20000 #define GRBM_SOFT_RESET__SOFT_RESET_CPF__SHIFT 0x11 #define GRBM_SOFT_RESET__SOFT_RESET_CPC_MASK 0x40000 #define GRBM_SOFT_RESET__SOFT_RESET_CPC__SHIFT 0x12 #define GRBM_SOFT_RESET__SOFT_RESET_CPG_MASK 0x80000 #define GRBM_SOFT_RESET__SOFT_RESET_CPG__SHIFT 0x13 #define GRBM_SOFT_RESET__SOFT_RESET_CAC_MASK 0x100000 #define GRBM_SOFT_RESET__SOFT_RESET_CAC__SHIFT 0x14 #define GRBM_DEBUG_CNTL__GRBM_DEBUG_INDEX_MASK 0x3f #define GRBM_DEBUG_CNTL__GRBM_DEBUG_INDEX__SHIFT 0x0 #define GRBM_DEBUG_DATA__DATA_MASK 0xffffffff #define GRBM_DEBUG_DATA__DATA__SHIFT 0x0 #define GRBM_GFX_INDEX__INSTANCE_INDEX_MASK 0xff #define GRBM_GFX_INDEX__INSTANCE_INDEX__SHIFT 0x0 #define GRBM_GFX_INDEX__SH_INDEX_MASK 0xff00 #define GRBM_GFX_INDEX__SH_INDEX__SHIFT 0x8 #define GRBM_GFX_INDEX__SE_INDEX_MASK 0xff0000 #define GRBM_GFX_INDEX__SE_INDEX__SHIFT 0x10 #define GRBM_GFX_INDEX__SH_BROADCAST_WRITES_MASK 0x20000000 #define GRBM_GFX_INDEX__SH_BROADCAST_WRITES__SHIFT 0x1d #define GRBM_GFX_INDEX__INSTANCE_BROADCAST_WRITES_MASK 0x40000000 #define GRBM_GFX_INDEX__INSTANCE_BROADCAST_WRITES__SHIFT 0x1e #define GRBM_GFX_INDEX__SE_BROADCAST_WRITES_MASK 0x80000000 #define GRBM_GFX_INDEX__SE_BROADCAST_WRITES__SHIFT 0x1f #define GRBM_GFX_CLKEN_CNTL__PREFIX_DELAY_CNT_MASK 0xf #define GRBM_GFX_CLKEN_CNTL__PREFIX_DELAY_CNT__SHIFT 0x0 #define GRBM_GFX_CLKEN_CNTL__POST_DELAY_CNT_MASK 0x1f00 #define GRBM_GFX_CLKEN_CNTL__POST_DELAY_CNT__SHIFT 0x8 #define GRBM_WAIT_IDLE_CLOCKS__WAIT_IDLE_CLOCKS_MASK 0xff #define GRBM_WAIT_IDLE_CLOCKS__WAIT_IDLE_CLOCKS__SHIFT 0x0 #define GRBM_DEBUG__IGNORE_RDY_MASK 0x2 #define GRBM_DEBUG__IGNORE_RDY__SHIFT 0x1 #define GRBM_DEBUG__IGNORE_FAO_MASK 0x20 #define GRBM_DEBUG__IGNORE_FAO__SHIFT 0x5 #define GRBM_DEBUG__DISABLE_READ_TIMEOUT_MASK 0x40 #define GRBM_DEBUG__DISABLE_READ_TIMEOUT__SHIFT 0x6 #define GRBM_DEBUG__SNAPSHOT_FREE_CNTRS_MASK 0x80 #define GRBM_DEBUG__SNAPSHOT_FREE_CNTRS__SHIFT 0x7 #define GRBM_DEBUG__HYSTERESIS_GUI_ACTIVE_MASK 0xf00 #define GRBM_DEBUG__HYSTERESIS_GUI_ACTIVE__SHIFT 0x8 #define GRBM_DEBUG__GFX_CLOCK_DOMAIN_OVERRIDE_MASK 0x1000 #define GRBM_DEBUG__GFX_CLOCK_DOMAIN_OVERRIDE__SHIFT 0xc #define GRBM_DEBUG__GRBM_TRAP_ENABLE_MASK 0x2000 #define GRBM_DEBUG__GRBM_TRAP_ENABLE__SHIFT 0xd #define GRBM_DEBUG__DEBUG_BUS_FGCG_EN_MASK 0x80000000 #define GRBM_DEBUG__DEBUG_BUS_FGCG_EN__SHIFT 0x1f #define GRBM_DEBUG_SNAPSHOT__CPF_RDY_MASK 0x1 #define GRBM_DEBUG_SNAPSHOT__CPF_RDY__SHIFT 0x0 #define GRBM_DEBUG_SNAPSHOT__CPG_RDY_MASK 0x2 #define GRBM_DEBUG_SNAPSHOT__CPG_RDY__SHIFT 0x1 #define GRBM_DEBUG_SNAPSHOT__SRBM_RDY_MASK 0x4 #define GRBM_DEBUG_SNAPSHOT__SRBM_RDY__SHIFT 0x2 #define GRBM_DEBUG_SNAPSHOT__WD_ME0PIPE0_RDY_MASK 0x8 #define GRBM_DEBUG_SNAPSHOT__WD_ME0PIPE0_RDY__SHIFT 0x3 #define GRBM_DEBUG_SNAPSHOT__WD_ME0PIPE1_RDY_MASK 0x10 #define GRBM_DEBUG_SNAPSHOT__WD_ME0PIPE1_RDY__SHIFT 0x4 #define GRBM_DEBUG_SNAPSHOT__GDS_RDY_MASK 0x20 #define GRBM_DEBUG_SNAPSHOT__GDS_RDY__SHIFT 0x5 #define GRBM_DEBUG_SNAPSHOT__SE0SPI_ME0PIPE0_RDY0_MASK 0x40 #define GRBM_DEBUG_SNAPSHOT__SE0SPI_ME0PIPE0_RDY0__SHIFT 0x6 #define GRBM_DEBUG_SNAPSHOT__SE0SPI_ME0PIPE1_RDY0_MASK 0x80 #define GRBM_DEBUG_SNAPSHOT__SE0SPI_ME0PIPE1_RDY0__SHIFT 0x7 #define GRBM_DEBUG_SNAPSHOT__SE1SPI_ME0PIPE0_RDY0_MASK 0x100 #define GRBM_DEBUG_SNAPSHOT__SE1SPI_ME0PIPE0_RDY0__SHIFT 0x8 #define GRBM_DEBUG_SNAPSHOT__SE1SPI_ME0PIPE1_RDY0_MASK 0x200 #define GRBM_DEBUG_SNAPSHOT__SE1SPI_ME0PIPE1_RDY0__SHIFT 0x9 #define GRBM_DEBUG_SNAPSHOT__SE2SPI_ME0PIPE0_RDY0_MASK 0x400 #define GRBM_DEBUG_SNAPSHOT__SE2SPI_ME0PIPE0_RDY0__SHIFT 0xa #define GRBM_DEBUG_SNAPSHOT__SE2SPI_ME0PIPE1_RDY0_MASK 0x800 #define GRBM_DEBUG_SNAPSHOT__SE2SPI_ME0PIPE1_RDY0__SHIFT 0xb #define GRBM_DEBUG_SNAPSHOT__SE3SPI_ME0PIPE0_RDY0_MASK 0x1000 #define GRBM_DEBUG_SNAPSHOT__SE3SPI_ME0PIPE0_RDY0__SHIFT 0xc #define GRBM_DEBUG_SNAPSHOT__SE3SPI_ME0PIPE1_RDY0_MASK 0x2000 #define GRBM_DEBUG_SNAPSHOT__SE3SPI_ME0PIPE1_RDY0__SHIFT 0xd #define GRBM_DEBUG_SNAPSHOT__SE0SPI_ME0PIPE0_RDY1_MASK 0x4000 #define GRBM_DEBUG_SNAPSHOT__SE0SPI_ME0PIPE0_RDY1__SHIFT 0xe #define GRBM_DEBUG_SNAPSHOT__SE0SPI_ME0PIPE1_RDY1_MASK 0x8000 #define GRBM_DEBUG_SNAPSHOT__SE0SPI_ME0PIPE1_RDY1__SHIFT 0xf #define GRBM_DEBUG_SNAPSHOT__SE1SPI_ME0PIPE0_RDY1_MASK 0x10000 #define GRBM_DEBUG_SNAPSHOT__SE1SPI_ME0PIPE0_RDY1__SHIFT 0x10 #define GRBM_DEBUG_SNAPSHOT__SE1SPI_ME0PIPE1_RDY1_MASK 0x20000 #define GRBM_DEBUG_SNAPSHOT__SE1SPI_ME0PIPE1_RDY1__SHIFT 0x11 #define GRBM_DEBUG_SNAPSHOT__SE2SPI_ME0PIPE0_RDY1_MASK 0x40000 #define GRBM_DEBUG_SNAPSHOT__SE2SPI_ME0PIPE0_RDY1__SHIFT 0x12 #define GRBM_DEBUG_SNAPSHOT__SE2SPI_ME0PIPE1_RDY1_MASK 0x80000 #define GRBM_DEBUG_SNAPSHOT__SE2SPI_ME0PIPE1_RDY1__SHIFT 0x13 #define GRBM_DEBUG_SNAPSHOT__SE3SPI_ME0PIPE0_RDY1_MASK 0x100000 #define GRBM_DEBUG_SNAPSHOT__SE3SPI_ME0PIPE0_RDY1__SHIFT 0x14 #define GRBM_DEBUG_SNAPSHOT__SE3SPI_ME0PIPE1_RDY1_MASK 0x200000 #define GRBM_DEBUG_SNAPSHOT__SE3SPI_ME0PIPE1_RDY1__SHIFT 0x15 #define GRBM_READ_ERROR__READ_ADDRESS_MASK 0x3fffc #define GRBM_READ_ERROR__READ_ADDRESS__SHIFT 0x2 #define GRBM_READ_ERROR__READ_PIPEID_MASK 0x300000 #define GRBM_READ_ERROR__READ_PIPEID__SHIFT 0x14 #define GRBM_READ_ERROR__READ_MEID_MASK 0xc00000 #define GRBM_READ_ERROR__READ_MEID__SHIFT 0x16 #define GRBM_READ_ERROR__READ_ERROR_MASK 0x80000000 #define GRBM_READ_ERROR__READ_ERROR__SHIFT 0x1f #define GRBM_READ_ERROR2__READ_REQUESTER_SRBM_MASK 0x20000 #define GRBM_READ_ERROR2__READ_REQUESTER_SRBM__SHIFT 0x11 #define GRBM_READ_ERROR2__READ_REQUESTER_RLC_MASK 0x40000 #define GRBM_READ_ERROR2__READ_REQUESTER_RLC__SHIFT 0x12 #define GRBM_READ_ERROR2__READ_REQUESTER_GDS_DMA_MASK 0x80000 #define GRBM_READ_ERROR2__READ_REQUESTER_GDS_DMA__SHIFT 0x13 #define GRBM_READ_ERROR2__READ_REQUESTER_ME0PIPE0_CF_MASK 0x100000 #define GRBM_READ_ERROR2__READ_REQUESTER_ME0PIPE0_CF__SHIFT 0x14 #define GRBM_READ_ERROR2__READ_REQUESTER_ME0PIPE0_PF_MASK 0x200000 #define GRBM_READ_ERROR2__READ_REQUESTER_ME0PIPE0_PF__SHIFT 0x15 #define GRBM_READ_ERROR2__READ_REQUESTER_ME0PIPE1_CF_MASK 0x400000 #define GRBM_READ_ERROR2__READ_REQUESTER_ME0PIPE1_CF__SHIFT 0x16 #define GRBM_READ_ERROR2__READ_REQUESTER_ME0PIPE1_PF_MASK 0x800000 #define GRBM_READ_ERROR2__READ_REQUESTER_ME0PIPE1_PF__SHIFT 0x17 #define GRBM_READ_ERROR2__READ_REQUESTER_ME1PIPE0_MASK 0x1000000 #define GRBM_READ_ERROR2__READ_REQUESTER_ME1PIPE0__SHIFT 0x18 #define GRBM_READ_ERROR2__READ_REQUESTER_ME1PIPE1_MASK 0x2000000 #define GRBM_READ_ERROR2__READ_REQUESTER_ME1PIPE1__SHIFT 0x19 #define GRBM_READ_ERROR2__READ_REQUESTER_ME1PIPE2_MASK 0x4000000 #define GRBM_READ_ERROR2__READ_REQUESTER_ME1PIPE2__SHIFT 0x1a #define GRBM_READ_ERROR2__READ_REQUESTER_ME1PIPE3_MASK 0x8000000 #define GRBM_READ_ERROR2__READ_REQUESTER_ME1PIPE3__SHIFT 0x1b #define GRBM_READ_ERROR2__READ_REQUESTER_ME2PIPE0_MASK 0x10000000 #define GRBM_READ_ERROR2__READ_REQUESTER_ME2PIPE0__SHIFT 0x1c #define GRBM_READ_ERROR2__READ_REQUESTER_ME2PIPE1_MASK 0x20000000 #define GRBM_READ_ERROR2__READ_REQUESTER_ME2PIPE1__SHIFT 0x1d #define GRBM_READ_ERROR2__READ_REQUESTER_ME2PIPE2_MASK 0x40000000 #define GRBM_READ_ERROR2__READ_REQUESTER_ME2PIPE2__SHIFT 0x1e #define GRBM_READ_ERROR2__READ_REQUESTER_ME2PIPE3_MASK 0x80000000 #define GRBM_READ_ERROR2__READ_REQUESTER_ME2PIPE3__SHIFT 0x1f #define GRBM_INT_CNTL__RDERR_INT_ENABLE_MASK 0x1 #define GRBM_INT_CNTL__RDERR_INT_ENABLE__SHIFT 0x0 #define GRBM_INT_CNTL__GUI_IDLE_INT_ENABLE_MASK 0x80000 #define GRBM_INT_CNTL__GUI_IDLE_INT_ENABLE__SHIFT 0x13 #define GRBM_TRAP_OP__RW_MASK 0x1 #define GRBM_TRAP_OP__RW__SHIFT 0x0 #define GRBM_TRAP_ADDR__DATA_MASK 0xffff #define GRBM_TRAP_ADDR__DATA__SHIFT 0x0 #define GRBM_TRAP_ADDR_MSK__DATA_MASK 0xffff #define GRBM_TRAP_ADDR_MSK__DATA__SHIFT 0x0 #define GRBM_TRAP_WD__DATA_MASK 0xffffffff #define GRBM_TRAP_WD__DATA__SHIFT 0x0 #define GRBM_TRAP_WD_MSK__DATA_MASK 0xffffffff #define GRBM_TRAP_WD_MSK__DATA__SHIFT 0x0 #define GRBM_DSM_BYPASS__BYPASS_BITS_MASK 0x3 #define GRBM_DSM_BYPASS__BYPASS_BITS__SHIFT 0x0 #define GRBM_DSM_BYPASS__BYPASS_EN_MASK 0x4 #define GRBM_DSM_BYPASS__BYPASS_EN__SHIFT 0x2 #define GRBM_WRITE_ERROR__WRITE_REQUESTER_RLC_MASK 0x1 #define GRBM_WRITE_ERROR__WRITE_REQUESTER_RLC__SHIFT 0x0 #define GRBM_WRITE_ERROR__WRITE_REQUESTER_SRBM_MASK 0x2 #define GRBM_WRITE_ERROR__WRITE_REQUESTER_SRBM__SHIFT 0x1 #define GRBM_WRITE_ERROR__WRITE_SSRCID_MASK 0x1c #define GRBM_WRITE_ERROR__WRITE_SSRCID__SHIFT 0x2 #define GRBM_WRITE_ERROR__WRITE_VFID_MASK 0x1e0 #define GRBM_WRITE_ERROR__WRITE_VFID__SHIFT 0x5 #define GRBM_WRITE_ERROR__WRITE_VF_MASK 0x1000 #define GRBM_WRITE_ERROR__WRITE_VF__SHIFT 0xc #define GRBM_WRITE_ERROR__WRITE_VMID_MASK 0x1e000 #define GRBM_WRITE_ERROR__WRITE_VMID__SHIFT 0xd #define GRBM_WRITE_ERROR__WRITE_PIPEID_MASK 0x300000 #define GRBM_WRITE_ERROR__WRITE_PIPEID__SHIFT 0x14 #define GRBM_WRITE_ERROR__WRITE_MEID_MASK 0xc00000 #define GRBM_WRITE_ERROR__WRITE_MEID__SHIFT 0x16 #define GRBM_WRITE_ERROR__WRITE_ERROR_MASK 0x80000000 #define GRBM_WRITE_ERROR__WRITE_ERROR__SHIFT 0x1f #define GRBM_PERFCOUNTER0_SELECT__PERF_SEL_MASK 0x3f #define GRBM_PERFCOUNTER0_SELECT__PERF_SEL__SHIFT 0x0 #define GRBM_PERFCOUNTER0_SELECT__DB_CLEAN_USER_DEFINED_MASK_MASK 0x400 #define GRBM_PERFCOUNTER0_SELECT__DB_CLEAN_USER_DEFINED_MASK__SHIFT 0xa #define GRBM_PERFCOUNTER0_SELECT__CB_CLEAN_USER_DEFINED_MASK_MASK 0x800 #define GRBM_PERFCOUNTER0_SELECT__CB_CLEAN_USER_DEFINED_MASK__SHIFT 0xb #define GRBM_PERFCOUNTER0_SELECT__VGT_BUSY_USER_DEFINED_MASK_MASK 0x1000 #define GRBM_PERFCOUNTER0_SELECT__VGT_BUSY_USER_DEFINED_MASK__SHIFT 0xc #define GRBM_PERFCOUNTER0_SELECT__TA_BUSY_USER_DEFINED_MASK_MASK 0x2000 #define GRBM_PERFCOUNTER0_SELECT__TA_BUSY_USER_DEFINED_MASK__SHIFT 0xd #define GRBM_PERFCOUNTER0_SELECT__SX_BUSY_USER_DEFINED_MASK_MASK 0x4000 #define GRBM_PERFCOUNTER0_SELECT__SX_BUSY_USER_DEFINED_MASK__SHIFT 0xe #define GRBM_PERFCOUNTER0_SELECT__SPI_BUSY_USER_DEFINED_MASK_MASK 0x10000 #define GRBM_PERFCOUNTER0_SELECT__SPI_BUSY_USER_DEFINED_MASK__SHIFT 0x10 #define GRBM_PERFCOUNTER0_SELECT__SC_BUSY_USER_DEFINED_MASK_MASK 0x20000 #define GRBM_PERFCOUNTER0_SELECT__SC_BUSY_USER_DEFINED_MASK__SHIFT 0x11 #define GRBM_PERFCOUNTER0_SELECT__PA_BUSY_USER_DEFINED_MASK_MASK 0x40000 #define GRBM_PERFCOUNTER0_SELECT__PA_BUSY_USER_DEFINED_MASK__SHIFT 0x12 #define GRBM_PERFCOUNTER0_SELECT__GRBM_BUSY_USER_DEFINED_MASK_MASK 0x80000 #define GRBM_PERFCOUNTER0_SELECT__GRBM_BUSY_USER_DEFINED_MASK__SHIFT 0x13 #define GRBM_PERFCOUNTER0_SELECT__DB_BUSY_USER_DEFINED_MASK_MASK 0x100000 #define GRBM_PERFCOUNTER0_SELECT__DB_BUSY_USER_DEFINED_MASK__SHIFT 0x14 #define GRBM_PERFCOUNTER0_SELECT__CB_BUSY_USER_DEFINED_MASK_MASK 0x200000 #define GRBM_PERFCOUNTER0_SELECT__CB_BUSY_USER_DEFINED_MASK__SHIFT 0x15 #define GRBM_PERFCOUNTER0_SELECT__CP_BUSY_USER_DEFINED_MASK_MASK 0x400000 #define GRBM_PERFCOUNTER0_SELECT__CP_BUSY_USER_DEFINED_MASK__SHIFT 0x16 #define GRBM_PERFCOUNTER0_SELECT__IA_BUSY_USER_DEFINED_MASK_MASK 0x800000 #define GRBM_PERFCOUNTER0_SELECT__IA_BUSY_USER_DEFINED_MASK__SHIFT 0x17 #define GRBM_PERFCOUNTER0_SELECT__GDS_BUSY_USER_DEFINED_MASK_MASK 0x1000000 #define GRBM_PERFCOUNTER0_SELECT__GDS_BUSY_USER_DEFINED_MASK__SHIFT 0x18 #define GRBM_PERFCOUNTER0_SELECT__BCI_BUSY_USER_DEFINED_MASK_MASK 0x2000000 #define GRBM_PERFCOUNTER0_SELECT__BCI_BUSY_USER_DEFINED_MASK__SHIFT 0x19 #define GRBM_PERFCOUNTER0_SELECT__RLC_BUSY_USER_DEFINED_MASK_MASK 0x4000000 #define GRBM_PERFCOUNTER0_SELECT__RLC_BUSY_USER_DEFINED_MASK__SHIFT 0x1a #define GRBM_PERFCOUNTER0_SELECT__TC_BUSY_USER_DEFINED_MASK_MASK 0x8000000 #define GRBM_PERFCOUNTER0_SELECT__TC_BUSY_USER_DEFINED_MASK__SHIFT 0x1b #define GRBM_PERFCOUNTER0_SELECT__WD_BUSY_USER_DEFINED_MASK_MASK 0x10000000 #define GRBM_PERFCOUNTER0_SELECT__WD_BUSY_USER_DEFINED_MASK__SHIFT 0x1c #define GRBM_PERFCOUNTER1_SELECT__PERF_SEL_MASK 0x3f #define GRBM_PERFCOUNTER1_SELECT__PERF_SEL__SHIFT 0x0 #define GRBM_PERFCOUNTER1_SELECT__DB_CLEAN_USER_DEFINED_MASK_MASK 0x400 #define GRBM_PERFCOUNTER1_SELECT__DB_CLEAN_USER_DEFINED_MASK__SHIFT 0xa #define GRBM_PERFCOUNTER1_SELECT__CB_CLEAN_USER_DEFINED_MASK_MASK 0x800 #define GRBM_PERFCOUNTER1_SELECT__CB_CLEAN_USER_DEFINED_MASK__SHIFT 0xb #define GRBM_PERFCOUNTER1_SELECT__VGT_BUSY_USER_DEFINED_MASK_MASK 0x1000 #define GRBM_PERFCOUNTER1_SELECT__VGT_BUSY_USER_DEFINED_MASK__SHIFT 0xc #define GRBM_PERFCOUNTER1_SELECT__TA_BUSY_USER_DEFINED_MASK_MASK 0x2000 #define GRBM_PERFCOUNTER1_SELECT__TA_BUSY_USER_DEFINED_MASK__SHIFT 0xd #define GRBM_PERFCOUNTER1_SELECT__SX_BUSY_USER_DEFINED_MASK_MASK 0x4000 #define GRBM_PERFCOUNTER1_SELECT__SX_BUSY_USER_DEFINED_MASK__SHIFT 0xe #define GRBM_PERFCOUNTER1_SELECT__SPI_BUSY_USER_DEFINED_MASK_MASK 0x10000 #define GRBM_PERFCOUNTER1_SELECT__SPI_BUSY_USER_DEFINED_MASK__SHIFT 0x10 #define GRBM_PERFCOUNTER1_SELECT__SC_BUSY_USER_DEFINED_MASK_MASK 0x20000 #define GRBM_PERFCOUNTER1_SELECT__SC_BUSY_USER_DEFINED_MASK__SHIFT 0x11 #define GRBM_PERFCOUNTER1_SELECT__PA_BUSY_USER_DEFINED_MASK_MASK 0x40000 #define GRBM_PERFCOUNTER1_SELECT__PA_BUSY_USER_DEFINED_MASK__SHIFT 0x12 #define GRBM_PERFCOUNTER1_SELECT__GRBM_BUSY_USER_DEFINED_MASK_MASK 0x80000 #define GRBM_PERFCOUNTER1_SELECT__GRBM_BUSY_USER_DEFINED_MASK__SHIFT 0x13 #define GRBM_PERFCOUNTER1_SELECT__DB_BUSY_USER_DEFINED_MASK_MASK 0x100000 #define GRBM_PERFCOUNTER1_SELECT__DB_BUSY_USER_DEFINED_MASK__SHIFT 0x14 #define GRBM_PERFCOUNTER1_SELECT__CB_BUSY_USER_DEFINED_MASK_MASK 0x200000 #define GRBM_PERFCOUNTER1_SELECT__CB_BUSY_USER_DEFINED_MASK__SHIFT 0x15 #define GRBM_PERFCOUNTER1_SELECT__CP_BUSY_USER_DEFINED_MASK_MASK 0x400000 #define GRBM_PERFCOUNTER1_SELECT__CP_BUSY_USER_DEFINED_MASK__SHIFT 0x16 #define GRBM_PERFCOUNTER1_SELECT__IA_BUSY_USER_DEFINED_MASK_MASK 0x800000 #define GRBM_PERFCOUNTER1_SELECT__IA_BUSY_USER_DEFINED_MASK__SHIFT 0x17 #define GRBM_PERFCOUNTER1_SELECT__GDS_BUSY_USER_DEFINED_MASK_MASK 0x1000000 #define GRBM_PERFCOUNTER1_SELECT__GDS_BUSY_USER_DEFINED_MASK__SHIFT 0x18 #define GRBM_PERFCOUNTER1_SELECT__BCI_BUSY_USER_DEFINED_MASK_MASK 0x2000000 #define GRBM_PERFCOUNTER1_SELECT__BCI_BUSY_USER_DEFINED_MASK__SHIFT 0x19 #define GRBM_PERFCOUNTER1_SELECT__RLC_BUSY_USER_DEFINED_MASK_MASK 0x4000000 #define GRBM_PERFCOUNTER1_SELECT__RLC_BUSY_USER_DEFINED_MASK__SHIFT 0x1a #define GRBM_PERFCOUNTER1_SELECT__TC_BUSY_USER_DEFINED_MASK_MASK 0x8000000 #define GRBM_PERFCOUNTER1_SELECT__TC_BUSY_USER_DEFINED_MASK__SHIFT 0x1b #define GRBM_PERFCOUNTER1_SELECT__WD_BUSY_USER_DEFINED_MASK_MASK 0x10000000 #define GRBM_PERFCOUNTER1_SELECT__WD_BUSY_USER_DEFINED_MASK__SHIFT 0x1c #define GRBM_SE0_PERFCOUNTER_SELECT__PERF_SEL_MASK 0x3f #define GRBM_SE0_PERFCOUNTER_SELECT__PERF_SEL__SHIFT 0x0 #define GRBM_SE0_PERFCOUNTER_SELECT__DB_CLEAN_USER_DEFINED_MASK_MASK 0x400 #define GRBM_SE0_PERFCOUNTER_SELECT__DB_CLEAN_USER_DEFINED_MASK__SHIFT 0xa #define GRBM_SE0_PERFCOUNTER_SELECT__CB_CLEAN_USER_DEFINED_MASK_MASK 0x800 #define GRBM_SE0_PERFCOUNTER_SELECT__CB_CLEAN_USER_DEFINED_MASK__SHIFT 0xb #define GRBM_SE0_PERFCOUNTER_SELECT__TA_BUSY_USER_DEFINED_MASK_MASK 0x1000 #define GRBM_SE0_PERFCOUNTER_SELECT__TA_BUSY_USER_DEFINED_MASK__SHIFT 0xc #define GRBM_SE0_PERFCOUNTER_SELECT__SX_BUSY_USER_DEFINED_MASK_MASK 0x2000 #define GRBM_SE0_PERFCOUNTER_SELECT__SX_BUSY_USER_DEFINED_MASK__SHIFT 0xd #define GRBM_SE0_PERFCOUNTER_SELECT__SPI_BUSY_USER_DEFINED_MASK_MASK 0x8000 #define GRBM_SE0_PERFCOUNTER_SELECT__SPI_BUSY_USER_DEFINED_MASK__SHIFT 0xf #define GRBM_SE0_PERFCOUNTER_SELECT__SC_BUSY_USER_DEFINED_MASK_MASK 0x10000 #define GRBM_SE0_PERFCOUNTER_SELECT__SC_BUSY_USER_DEFINED_MASK__SHIFT 0x10 #define GRBM_SE0_PERFCOUNTER_SELECT__DB_BUSY_USER_DEFINED_MASK_MASK 0x20000 #define GRBM_SE0_PERFCOUNTER_SELECT__DB_BUSY_USER_DEFINED_MASK__SHIFT 0x11 #define GRBM_SE0_PERFCOUNTER_SELECT__CB_BUSY_USER_DEFINED_MASK_MASK 0x40000 #define GRBM_SE0_PERFCOUNTER_SELECT__CB_BUSY_USER_DEFINED_MASK__SHIFT 0x12 #define GRBM_SE0_PERFCOUNTER_SELECT__VGT_BUSY_USER_DEFINED_MASK_MASK 0x80000 #define GRBM_SE0_PERFCOUNTER_SELECT__VGT_BUSY_USER_DEFINED_MASK__SHIFT 0x13 #define GRBM_SE0_PERFCOUNTER_SELECT__PA_BUSY_USER_DEFINED_MASK_MASK 0x100000 #define GRBM_SE0_PERFCOUNTER_SELECT__PA_BUSY_USER_DEFINED_MASK__SHIFT 0x14 #define GRBM_SE0_PERFCOUNTER_SELECT__BCI_BUSY_USER_DEFINED_MASK_MASK 0x200000 #define GRBM_SE0_PERFCOUNTER_SELECT__BCI_BUSY_USER_DEFINED_MASK__SHIFT 0x15 #define GRBM_SE1_PERFCOUNTER_SELECT__PERF_SEL_MASK 0x3f #define GRBM_SE1_PERFCOUNTER_SELECT__PERF_SEL__SHIFT 0x0 #define GRBM_SE1_PERFCOUNTER_SELECT__DB_CLEAN_USER_DEFINED_MASK_MASK 0x400 #define GRBM_SE1_PERFCOUNTER_SELECT__DB_CLEAN_USER_DEFINED_MASK__SHIFT 0xa #define GRBM_SE1_PERFCOUNTER_SELECT__CB_CLEAN_USER_DEFINED_MASK_MASK 0x800 #define GRBM_SE1_PERFCOUNTER_SELECT__CB_CLEAN_USER_DEFINED_MASK__SHIFT 0xb #define GRBM_SE1_PERFCOUNTER_SELECT__TA_BUSY_USER_DEFINED_MASK_MASK 0x1000 #define GRBM_SE1_PERFCOUNTER_SELECT__TA_BUSY_USER_DEFINED_MASK__SHIFT 0xc #define GRBM_SE1_PERFCOUNTER_SELECT__SX_BUSY_USER_DEFINED_MASK_MASK 0x2000 #define GRBM_SE1_PERFCOUNTER_SELECT__SX_BUSY_USER_DEFINED_MASK__SHIFT 0xd #define GRBM_SE1_PERFCOUNTER_SELECT__SPI_BUSY_USER_DEFINED_MASK_MASK 0x8000 #define GRBM_SE1_PERFCOUNTER_SELECT__SPI_BUSY_USER_DEFINED_MASK__SHIFT 0xf #define GRBM_SE1_PERFCOUNTER_SELECT__SC_BUSY_USER_DEFINED_MASK_MASK 0x10000 #define GRBM_SE1_PERFCOUNTER_SELECT__SC_BUSY_USER_DEFINED_MASK__SHIFT 0x10 #define GRBM_SE1_PERFCOUNTER_SELECT__DB_BUSY_USER_DEFINED_MASK_MASK 0x20000 #define GRBM_SE1_PERFCOUNTER_SELECT__DB_BUSY_USER_DEFINED_MASK__SHIFT 0x11 #define GRBM_SE1_PERFCOUNTER_SELECT__CB_BUSY_USER_DEFINED_MASK_MASK 0x40000 #define GRBM_SE1_PERFCOUNTER_SELECT__CB_BUSY_USER_DEFINED_MASK__SHIFT 0x12 #define GRBM_SE1_PERFCOUNTER_SELECT__VGT_BUSY_USER_DEFINED_MASK_MASK 0x80000 #define GRBM_SE1_PERFCOUNTER_SELECT__VGT_BUSY_USER_DEFINED_MASK__SHIFT 0x13 #define GRBM_SE1_PERFCOUNTER_SELECT__PA_BUSY_USER_DEFINED_MASK_MASK 0x100000 #define GRBM_SE1_PERFCOUNTER_SELECT__PA_BUSY_USER_DEFINED_MASK__SHIFT 0x14 #define GRBM_SE1_PERFCOUNTER_SELECT__BCI_BUSY_USER_DEFINED_MASK_MASK 0x200000 #define GRBM_SE1_PERFCOUNTER_SELECT__BCI_BUSY_USER_DEFINED_MASK__SHIFT 0x15 #define GRBM_SE2_PERFCOUNTER_SELECT__PERF_SEL_MASK 0x3f #define GRBM_SE2_PERFCOUNTER_SELECT__PERF_SEL__SHIFT 0x0 #define GRBM_SE2_PERFCOUNTER_SELECT__DB_CLEAN_USER_DEFINED_MASK_MASK 0x400 #define GRBM_SE2_PERFCOUNTER_SELECT__DB_CLEAN_USER_DEFINED_MASK__SHIFT 0xa #define GRBM_SE2_PERFCOUNTER_SELECT__CB_CLEAN_USER_DEFINED_MASK_MASK 0x800 #define GRBM_SE2_PERFCOUNTER_SELECT__CB_CLEAN_USER_DEFINED_MASK__SHIFT 0xb #define GRBM_SE2_PERFCOUNTER_SELECT__TA_BUSY_USER_DEFINED_MASK_MASK 0x1000 #define GRBM_SE2_PERFCOUNTER_SELECT__TA_BUSY_USER_DEFINED_MASK__SHIFT 0xc #define GRBM_SE2_PERFCOUNTER_SELECT__SX_BUSY_USER_DEFINED_MASK_MASK 0x2000 #define GRBM_SE2_PERFCOUNTER_SELECT__SX_BUSY_USER_DEFINED_MASK__SHIFT 0xd #define GRBM_SE2_PERFCOUNTER_SELECT__SPI_BUSY_USER_DEFINED_MASK_MASK 0x8000 #define GRBM_SE2_PERFCOUNTER_SELECT__SPI_BUSY_USER_DEFINED_MASK__SHIFT 0xf #define GRBM_SE2_PERFCOUNTER_SELECT__SC_BUSY_USER_DEFINED_MASK_MASK 0x10000 #define GRBM_SE2_PERFCOUNTER_SELECT__SC_BUSY_USER_DEFINED_MASK__SHIFT 0x10 #define GRBM_SE2_PERFCOUNTER_SELECT__DB_BUSY_USER_DEFINED_MASK_MASK 0x20000 #define GRBM_SE2_PERFCOUNTER_SELECT__DB_BUSY_USER_DEFINED_MASK__SHIFT 0x11 #define GRBM_SE2_PERFCOUNTER_SELECT__CB_BUSY_USER_DEFINED_MASK_MASK 0x40000 #define GRBM_SE2_PERFCOUNTER_SELECT__CB_BUSY_USER_DEFINED_MASK__SHIFT 0x12 #define GRBM_SE2_PERFCOUNTER_SELECT__VGT_BUSY_USER_DEFINED_MASK_MASK 0x80000 #define GRBM_SE2_PERFCOUNTER_SELECT__VGT_BUSY_USER_DEFINED_MASK__SHIFT 0x13 #define GRBM_SE2_PERFCOUNTER_SELECT__PA_BUSY_USER_DEFINED_MASK_MASK 0x100000 #define GRBM_SE2_PERFCOUNTER_SELECT__PA_BUSY_USER_DEFINED_MASK__SHIFT 0x14 #define GRBM_SE2_PERFCOUNTER_SELECT__BCI_BUSY_USER_DEFINED_MASK_MASK 0x200000 #define GRBM_SE2_PERFCOUNTER_SELECT__BCI_BUSY_USER_DEFINED_MASK__SHIFT 0x15 #define GRBM_SE3_PERFCOUNTER_SELECT__PERF_SEL_MASK 0x3f #define GRBM_SE3_PERFCOUNTER_SELECT__PERF_SEL__SHIFT 0x0 #define GRBM_SE3_PERFCOUNTER_SELECT__DB_CLEAN_USER_DEFINED_MASK_MASK 0x400 #define GRBM_SE3_PERFCOUNTER_SELECT__DB_CLEAN_USER_DEFINED_MASK__SHIFT 0xa #define GRBM_SE3_PERFCOUNTER_SELECT__CB_CLEAN_USER_DEFINED_MASK_MASK 0x800 #define GRBM_SE3_PERFCOUNTER_SELECT__CB_CLEAN_USER_DEFINED_MASK__SHIFT 0xb #define GRBM_SE3_PERFCOUNTER_SELECT__TA_BUSY_USER_DEFINED_MASK_MASK 0x1000 #define GRBM_SE3_PERFCOUNTER_SELECT__TA_BUSY_USER_DEFINED_MASK__SHIFT 0xc #define GRBM_SE3_PERFCOUNTER_SELECT__SX_BUSY_USER_DEFINED_MASK_MASK 0x2000 #define GRBM_SE3_PERFCOUNTER_SELECT__SX_BUSY_USER_DEFINED_MASK__SHIFT 0xd #define GRBM_SE3_PERFCOUNTER_SELECT__SPI_BUSY_USER_DEFINED_MASK_MASK 0x8000 #define GRBM_SE3_PERFCOUNTER_SELECT__SPI_BUSY_USER_DEFINED_MASK__SHIFT 0xf #define GRBM_SE3_PERFCOUNTER_SELECT__SC_BUSY_USER_DEFINED_MASK_MASK 0x10000 #define GRBM_SE3_PERFCOUNTER_SELECT__SC_BUSY_USER_DEFINED_MASK__SHIFT 0x10 #define GRBM_SE3_PERFCOUNTER_SELECT__DB_BUSY_USER_DEFINED_MASK_MASK 0x20000 #define GRBM_SE3_PERFCOUNTER_SELECT__DB_BUSY_USER_DEFINED_MASK__SHIFT 0x11 #define GRBM_SE3_PERFCOUNTER_SELECT__CB_BUSY_USER_DEFINED_MASK_MASK 0x40000 #define GRBM_SE3_PERFCOUNTER_SELECT__CB_BUSY_USER_DEFINED_MASK__SHIFT 0x12 #define GRBM_SE3_PERFCOUNTER_SELECT__VGT_BUSY_USER_DEFINED_MASK_MASK 0x80000 #define GRBM_SE3_PERFCOUNTER_SELECT__VGT_BUSY_USER_DEFINED_MASK__SHIFT 0x13 #define GRBM_SE3_PERFCOUNTER_SELECT__PA_BUSY_USER_DEFINED_MASK_MASK 0x100000 #define GRBM_SE3_PERFCOUNTER_SELECT__PA_BUSY_USER_DEFINED_MASK__SHIFT 0x14 #define GRBM_SE3_PERFCOUNTER_SELECT__BCI_BUSY_USER_DEFINED_MASK_MASK 0x200000 #define GRBM_SE3_PERFCOUNTER_SELECT__BCI_BUSY_USER_DEFINED_MASK__SHIFT 0x15 #define GRBM_PERFCOUNTER0_LO__PERFCOUNTER_LO_MASK 0xffffffff #define GRBM_PERFCOUNTER0_LO__PERFCOUNTER_LO__SHIFT 0x0 #define GRBM_PERFCOUNTER0_HI__PERFCOUNTER_HI_MASK 0xffffffff #define GRBM_PERFCOUNTER0_HI__PERFCOUNTER_HI__SHIFT 0x0 #define GRBM_PERFCOUNTER1_LO__PERFCOUNTER_LO_MASK 0xffffffff #define GRBM_PERFCOUNTER1_LO__PERFCOUNTER_LO__SHIFT 0x0 #define GRBM_PERFCOUNTER1_HI__PERFCOUNTER_HI_MASK 0xffffffff #define GRBM_PERFCOUNTER1_HI__PERFCOUNTER_HI__SHIFT 0x0 #define GRBM_SE0_PERFCOUNTER_LO__PERFCOUNTER_LO_MASK 0xffffffff #define GRBM_SE0_PERFCOUNTER_LO__PERFCOUNTER_LO__SHIFT 0x0 #define GRBM_SE0_PERFCOUNTER_HI__PERFCOUNTER_HI_MASK 0xffffffff #define GRBM_SE0_PERFCOUNTER_HI__PERFCOUNTER_HI__SHIFT 0x0 #define GRBM_SE1_PERFCOUNTER_LO__PERFCOUNTER_LO_MASK 0xffffffff #define GRBM_SE1_PERFCOUNTER_LO__PERFCOUNTER_LO__SHIFT 0x0 #define GRBM_SE1_PERFCOUNTER_HI__PERFCOUNTER_HI_MASK 0xffffffff #define GRBM_SE1_PERFCOUNTER_HI__PERFCOUNTER_HI__SHIFT 0x0 #define GRBM_SE2_PERFCOUNTER_LO__PERFCOUNTER_LO_MASK 0xffffffff #define GRBM_SE2_PERFCOUNTER_LO__PERFCOUNTER_LO__SHIFT 0x0 #define GRBM_SE2_PERFCOUNTER_HI__PERFCOUNTER_HI_MASK 0xffffffff #define GRBM_SE2_PERFCOUNTER_HI__PERFCOUNTER_HI__SHIFT 0x0 #define GRBM_SE3_PERFCOUNTER_LO__PERFCOUNTER_LO_MASK 0xffffffff #define GRBM_SE3_PERFCOUNTER_LO__PERFCOUNTER_LO__SHIFT 0x0 #define GRBM_SE3_PERFCOUNTER_HI__PERFCOUNTER_HI_MASK 0xffffffff #define GRBM_SE3_PERFCOUNTER_HI__PERFCOUNTER_HI__SHIFT 0x0 #define GRBM_SCRATCH_REG0__SCRATCH_REG0_MASK 0xffffffff #define GRBM_SCRATCH_REG0__SCRATCH_REG0__SHIFT 0x0 #define GRBM_SCRATCH_REG1__SCRATCH_REG1_MASK 0xffffffff #define GRBM_SCRATCH_REG1__SCRATCH_REG1__SHIFT 0x0 #define GRBM_SCRATCH_REG2__SCRATCH_REG2_MASK 0xffffffff #define GRBM_SCRATCH_REG2__SCRATCH_REG2__SHIFT 0x0 #define GRBM_SCRATCH_REG3__SCRATCH_REG3_MASK 0xffffffff #define GRBM_SCRATCH_REG3__SCRATCH_REG3__SHIFT 0x0 #define GRBM_SCRATCH_REG4__SCRATCH_REG4_MASK 0xffffffff #define GRBM_SCRATCH_REG4__SCRATCH_REG4__SHIFT 0x0 #define GRBM_SCRATCH_REG5__SCRATCH_REG5_MASK 0xffffffff #define GRBM_SCRATCH_REG5__SCRATCH_REG5__SHIFT 0x0 #define GRBM_SCRATCH_REG6__SCRATCH_REG6_MASK 0xffffffff #define GRBM_SCRATCH_REG6__SCRATCH_REG6__SHIFT 0x0 #define GRBM_SCRATCH_REG7__SCRATCH_REG7_MASK 0xffffffff #define GRBM_SCRATCH_REG7__SCRATCH_REG7__SHIFT 0x0 #define DEBUG_INDEX__DEBUG_INDEX_MASK 0x3ffff #define DEBUG_INDEX__DEBUG_INDEX__SHIFT 0x0 #define DEBUG_DATA__DEBUG_DATA_MASK 0xffffffff #define DEBUG_DATA__DEBUG_DATA__SHIFT 0x0 #define GRBM_NOWHERE__DATA_MASK 0xffffffff #define GRBM_NOWHERE__DATA__SHIFT 0x0 #define PA_CL_VPORT_XSCALE__VPORT_XSCALE_MASK 0xffffffff #define PA_CL_VPORT_XSCALE__VPORT_XSCALE__SHIFT 0x0 #define PA_CL_VPORT_XOFFSET__VPORT_XOFFSET_MASK 0xffffffff #define PA_CL_VPORT_XOFFSET__VPORT_XOFFSET__SHIFT 0x0 #define PA_CL_VPORT_YSCALE__VPORT_YSCALE_MASK 0xffffffff #define PA_CL_VPORT_YSCALE__VPORT_YSCALE__SHIFT 0x0 #define PA_CL_VPORT_YOFFSET__VPORT_YOFFSET_MASK 0xffffffff #define PA_CL_VPORT_YOFFSET__VPORT_YOFFSET__SHIFT 0x0 #define PA_CL_VPORT_ZSCALE__VPORT_ZSCALE_MASK 0xffffffff #define PA_CL_VPORT_ZSCALE__VPORT_ZSCALE__SHIFT 0x0 #define PA_CL_VPORT_ZOFFSET__VPORT_ZOFFSET_MASK 0xffffffff #define PA_CL_VPORT_ZOFFSET__VPORT_ZOFFSET__SHIFT 0x0 #define PA_CL_VPORT_XSCALE_1__VPORT_XSCALE_MASK 0xffffffff #define PA_CL_VPORT_XSCALE_1__VPORT_XSCALE__SHIFT 0x0 #define PA_CL_VPORT_XSCALE_2__VPORT_XSCALE_MASK 0xffffffff #define PA_CL_VPORT_XSCALE_2__VPORT_XSCALE__SHIFT 0x0 #define PA_CL_VPORT_XSCALE_3__VPORT_XSCALE_MASK 0xffffffff #define PA_CL_VPORT_XSCALE_3__VPORT_XSCALE__SHIFT 0x0 #define PA_CL_VPORT_XSCALE_4__VPORT_XSCALE_MASK 0xffffffff #define PA_CL_VPORT_XSCALE_4__VPORT_XSCALE__SHIFT 0x0 #define PA_CL_VPORT_XSCALE_5__VPORT_XSCALE_MASK 0xffffffff #define PA_CL_VPORT_XSCALE_5__VPORT_XSCALE__SHIFT 0x0 #define PA_CL_VPORT_XSCALE_6__VPORT_XSCALE_MASK 0xffffffff #define PA_CL_VPORT_XSCALE_6__VPORT_XSCALE__SHIFT 0x0 #define PA_CL_VPORT_XSCALE_7__VPORT_XSCALE_MASK 0xffffffff #define PA_CL_VPORT_XSCALE_7__VPORT_XSCALE__SHIFT 0x0 #define PA_CL_VPORT_XSCALE_8__VPORT_XSCALE_MASK 0xffffffff #define PA_CL_VPORT_XSCALE_8__VPORT_XSCALE__SHIFT 0x0 #define PA_CL_VPORT_XSCALE_9__VPORT_XSCALE_MASK 0xffffffff #define PA_CL_VPORT_XSCALE_9__VPORT_XSCALE__SHIFT 0x0 #define PA_CL_VPORT_XSCALE_10__VPORT_XSCALE_MASK 0xffffffff #define PA_CL_VPORT_XSCALE_10__VPORT_XSCALE__SHIFT 0x0 #define PA_CL_VPORT_XSCALE_11__VPORT_XSCALE_MASK 0xffffffff #define PA_CL_VPORT_XSCALE_11__VPORT_XSCALE__SHIFT 0x0 #define PA_CL_VPORT_XSCALE_12__VPORT_XSCALE_MASK 0xffffffff #define PA_CL_VPORT_XSCALE_12__VPORT_XSCALE__SHIFT 0x0 #define PA_CL_VPORT_XSCALE_13__VPORT_XSCALE_MASK 0xffffffff #define PA_CL_VPORT_XSCALE_13__VPORT_XSCALE__SHIFT 0x0 #define PA_CL_VPORT_XSCALE_14__VPORT_XSCALE_MASK 0xffffffff #define PA_CL_VPORT_XSCALE_14__VPORT_XSCALE__SHIFT 0x0 #define PA_CL_VPORT_XSCALE_15__VPORT_XSCALE_MASK 0xffffffff #define PA_CL_VPORT_XSCALE_15__VPORT_XSCALE__SHIFT 0x0 #define PA_CL_VPORT_XOFFSET_1__VPORT_XOFFSET_MASK 0xffffffff #define PA_CL_VPORT_XOFFSET_1__VPORT_XOFFSET__SHIFT 0x0 #define PA_CL_VPORT_XOFFSET_2__VPORT_XOFFSET_MASK 0xffffffff #define PA_CL_VPORT_XOFFSET_2__VPORT_XOFFSET__SHIFT 0x0 #define PA_CL_VPORT_XOFFSET_3__VPORT_XOFFSET_MASK 0xffffffff #define PA_CL_VPORT_XOFFSET_3__VPORT_XOFFSET__SHIFT 0x0 #define PA_CL_VPORT_XOFFSET_4__VPORT_XOFFSET_MASK 0xffffffff #define PA_CL_VPORT_XOFFSET_4__VPORT_XOFFSET__SHIFT 0x0 #define PA_CL_VPORT_XOFFSET_5__VPORT_XOFFSET_MASK 0xffffffff #define PA_CL_VPORT_XOFFSET_5__VPORT_XOFFSET__SHIFT 0x0 #define PA_CL_VPORT_XOFFSET_6__VPORT_XOFFSET_MASK 0xffffffff #define PA_CL_VPORT_XOFFSET_6__VPORT_XOFFSET__SHIFT 0x0 #define PA_CL_VPORT_XOFFSET_7__VPORT_XOFFSET_MASK 0xffffffff #define PA_CL_VPORT_XOFFSET_7__VPORT_XOFFSET__SHIFT 0x0 #define PA_CL_VPORT_XOFFSET_8__VPORT_XOFFSET_MASK 0xffffffff #define PA_CL_VPORT_XOFFSET_8__VPORT_XOFFSET__SHIFT 0x0 #define PA_CL_VPORT_XOFFSET_9__VPORT_XOFFSET_MASK 0xffffffff #define PA_CL_VPORT_XOFFSET_9__VPORT_XOFFSET__SHIFT 0x0 #define PA_CL_VPORT_XOFFSET_10__VPORT_XOFFSET_MASK 0xffffffff #define PA_CL_VPORT_XOFFSET_10__VPORT_XOFFSET__SHIFT 0x0 #define PA_CL_VPORT_XOFFSET_11__VPORT_XOFFSET_MASK 0xffffffff #define PA_CL_VPORT_XOFFSET_11__VPORT_XOFFSET__SHIFT 0x0 #define PA_CL_VPORT_XOFFSET_12__VPORT_XOFFSET_MASK 0xffffffff #define PA_CL_VPORT_XOFFSET_12__VPORT_XOFFSET__SHIFT 0x0 #define PA_CL_VPORT_XOFFSET_13__VPORT_XOFFSET_MASK 0xffffffff #define PA_CL_VPORT_XOFFSET_13__VPORT_XOFFSET__SHIFT 0x0 #define PA_CL_VPORT_XOFFSET_14__VPORT_XOFFSET_MASK 0xffffffff #define PA_CL_VPORT_XOFFSET_14__VPORT_XOFFSET__SHIFT 0x0 #define PA_CL_VPORT_XOFFSET_15__VPORT_XOFFSET_MASK 0xffffffff #define PA_CL_VPORT_XOFFSET_15__VPORT_XOFFSET__SHIFT 0x0 #define PA_CL_VPORT_YSCALE_1__VPORT_YSCALE_MASK 0xffffffff #define PA_CL_VPORT_YSCALE_1__VPORT_YSCALE__SHIFT 0x0 #define PA_CL_VPORT_YSCALE_2__VPORT_YSCALE_MASK 0xffffffff #define PA_CL_VPORT_YSCALE_2__VPORT_YSCALE__SHIFT 0x0 #define PA_CL_VPORT_YSCALE_3__VPORT_YSCALE_MASK 0xffffffff #define PA_CL_VPORT_YSCALE_3__VPORT_YSCALE__SHIFT 0x0 #define PA_CL_VPORT_YSCALE_4__VPORT_YSCALE_MASK 0xffffffff #define PA_CL_VPORT_YSCALE_4__VPORT_YSCALE__SHIFT 0x0 #define PA_CL_VPORT_YSCALE_5__VPORT_YSCALE_MASK 0xffffffff #define PA_CL_VPORT_YSCALE_5__VPORT_YSCALE__SHIFT 0x0 #define PA_CL_VPORT_YSCALE_6__VPORT_YSCALE_MASK 0xffffffff #define PA_CL_VPORT_YSCALE_6__VPORT_YSCALE__SHIFT 0x0 #define PA_CL_VPORT_YSCALE_7__VPORT_YSCALE_MASK 0xffffffff #define PA_CL_VPORT_YSCALE_7__VPORT_YSCALE__SHIFT 0x0 #define PA_CL_VPORT_YSCALE_8__VPORT_YSCALE_MASK 0xffffffff #define PA_CL_VPORT_YSCALE_8__VPORT_YSCALE__SHIFT 0x0 #define PA_CL_VPORT_YSCALE_9__VPORT_YSCALE_MASK 0xffffffff #define PA_CL_VPORT_YSCALE_9__VPORT_YSCALE__SHIFT 0x0 #define PA_CL_VPORT_YSCALE_10__VPORT_YSCALE_MASK 0xffffffff #define PA_CL_VPORT_YSCALE_10__VPORT_YSCALE__SHIFT 0x0 #define PA_CL_VPORT_YSCALE_11__VPORT_YSCALE_MASK 0xffffffff #define PA_CL_VPORT_YSCALE_11__VPORT_YSCALE__SHIFT 0x0 #define PA_CL_VPORT_YSCALE_12__VPORT_YSCALE_MASK 0xffffffff #define PA_CL_VPORT_YSCALE_12__VPORT_YSCALE__SHIFT 0x0 #define PA_CL_VPORT_YSCALE_13__VPORT_YSCALE_MASK 0xffffffff #define PA_CL_VPORT_YSCALE_13__VPORT_YSCALE__SHIFT 0x0 #define PA_CL_VPORT_YSCALE_14__VPORT_YSCALE_MASK 0xffffffff #define PA_CL_VPORT_YSCALE_14__VPORT_YSCALE__SHIFT 0x0 #define PA_CL_VPORT_YSCALE_15__VPORT_YSCALE_MASK 0xffffffff #define PA_CL_VPORT_YSCALE_15__VPORT_YSCALE__SHIFT 0x0 #define PA_CL_VPORT_YOFFSET_1__VPORT_YOFFSET_MASK 0xffffffff #define PA_CL_VPORT_YOFFSET_1__VPORT_YOFFSET__SHIFT 0x0 #define PA_CL_VPORT_YOFFSET_2__VPORT_YOFFSET_MASK 0xffffffff #define PA_CL_VPORT_YOFFSET_2__VPORT_YOFFSET__SHIFT 0x0 #define PA_CL_VPORT_YOFFSET_3__VPORT_YOFFSET_MASK 0xffffffff #define PA_CL_VPORT_YOFFSET_3__VPORT_YOFFSET__SHIFT 0x0 #define PA_CL_VPORT_YOFFSET_4__VPORT_YOFFSET_MASK 0xffffffff #define PA_CL_VPORT_YOFFSET_4__VPORT_YOFFSET__SHIFT 0x0 #define PA_CL_VPORT_YOFFSET_5__VPORT_YOFFSET_MASK 0xffffffff #define PA_CL_VPORT_YOFFSET_5__VPORT_YOFFSET__SHIFT 0x0 #define PA_CL_VPORT_YOFFSET_6__VPORT_YOFFSET_MASK 0xffffffff #define PA_CL_VPORT_YOFFSET_6__VPORT_YOFFSET__SHIFT 0x0 #define PA_CL_VPORT_YOFFSET_7__VPORT_YOFFSET_MASK 0xffffffff #define PA_CL_VPORT_YOFFSET_7__VPORT_YOFFSET__SHIFT 0x0 #define PA_CL_VPORT_YOFFSET_8__VPORT_YOFFSET_MASK 0xffffffff #define PA_CL_VPORT_YOFFSET_8__VPORT_YOFFSET__SHIFT 0x0 #define PA_CL_VPORT_YOFFSET_9__VPORT_YOFFSET_MASK 0xffffffff #define PA_CL_VPORT_YOFFSET_9__VPORT_YOFFSET__SHIFT 0x0 #define PA_CL_VPORT_YOFFSET_10__VPORT_YOFFSET_MASK 0xffffffff #define PA_CL_VPORT_YOFFSET_10__VPORT_YOFFSET__SHIFT 0x0 #define PA_CL_VPORT_YOFFSET_11__VPORT_YOFFSET_MASK 0xffffffff #define PA_CL_VPORT_YOFFSET_11__VPORT_YOFFSET__SHIFT 0x0 #define PA_CL_VPORT_YOFFSET_12__VPORT_YOFFSET_MASK 0xffffffff #define PA_CL_VPORT_YOFFSET_12__VPORT_YOFFSET__SHIFT 0x0 #define PA_CL_VPORT_YOFFSET_13__VPORT_YOFFSET_MASK 0xffffffff #define PA_CL_VPORT_YOFFSET_13__VPORT_YOFFSET__SHIFT 0x0 #define PA_CL_VPORT_YOFFSET_14__VPORT_YOFFSET_MASK 0xffffffff #define PA_CL_VPORT_YOFFSET_14__VPORT_YOFFSET__SHIFT 0x0 #define PA_CL_VPORT_YOFFSET_15__VPORT_YOFFSET_MASK 0xffffffff #define PA_CL_VPORT_YOFFSET_15__VPORT_YOFFSET__SHIFT 0x0 #define PA_CL_VPORT_ZSCALE_1__VPORT_ZSCALE_MASK 0xffffffff #define PA_CL_VPORT_ZSCALE_1__VPORT_ZSCALE__SHIFT 0x0 #define PA_CL_VPORT_ZSCALE_2__VPORT_ZSCALE_MASK 0xffffffff #define PA_CL_VPORT_ZSCALE_2__VPORT_ZSCALE__SHIFT 0x0 #define PA_CL_VPORT_ZSCALE_3__VPORT_ZSCALE_MASK 0xffffffff #define PA_CL_VPORT_ZSCALE_3__VPORT_ZSCALE__SHIFT 0x0 #define PA_CL_VPORT_ZSCALE_4__VPORT_ZSCALE_MASK 0xffffffff #define PA_CL_VPORT_ZSCALE_4__VPORT_ZSCALE__SHIFT 0x0 #define PA_CL_VPORT_ZSCALE_5__VPORT_ZSCALE_MASK 0xffffffff #define PA_CL_VPORT_ZSCALE_5__VPORT_ZSCALE__SHIFT 0x0 #define PA_CL_VPORT_ZSCALE_6__VPORT_ZSCALE_MASK 0xffffffff #define PA_CL_VPORT_ZSCALE_6__VPORT_ZSCALE__SHIFT 0x0 #define PA_CL_VPORT_ZSCALE_7__VPORT_ZSCALE_MASK 0xffffffff #define PA_CL_VPORT_ZSCALE_7__VPORT_ZSCALE__SHIFT 0x0 #define PA_CL_VPORT_ZSCALE_8__VPORT_ZSCALE_MASK 0xffffffff #define PA_CL_VPORT_ZSCALE_8__VPORT_ZSCALE__SHIFT 0x0 #define PA_CL_VPORT_ZSCALE_9__VPORT_ZSCALE_MASK 0xffffffff #define PA_CL_VPORT_ZSCALE_9__VPORT_ZSCALE__SHIFT 0x0 #define PA_CL_VPORT_ZSCALE_10__VPORT_ZSCALE_MASK 0xffffffff #define PA_CL_VPORT_ZSCALE_10__VPORT_ZSCALE__SHIFT 0x0 #define PA_CL_VPORT_ZSCALE_11__VPORT_ZSCALE_MASK 0xffffffff #define PA_CL_VPORT_ZSCALE_11__VPORT_ZSCALE__SHIFT 0x0 #define PA_CL_VPORT_ZSCALE_12__VPORT_ZSCALE_MASK 0xffffffff #define PA_CL_VPORT_ZSCALE_12__VPORT_ZSCALE__SHIFT 0x0 #define PA_CL_VPORT_ZSCALE_13__VPORT_ZSCALE_MASK 0xffffffff #define PA_CL_VPORT_ZSCALE_13__VPORT_ZSCALE__SHIFT 0x0 #define PA_CL_VPORT_ZSCALE_14__VPORT_ZSCALE_MASK 0xffffffff #define PA_CL_VPORT_ZSCALE_14__VPORT_ZSCALE__SHIFT 0x0 #define PA_CL_VPORT_ZSCALE_15__VPORT_ZSCALE_MASK 0xffffffff #define PA_CL_VPORT_ZSCALE_15__VPORT_ZSCALE__SHIFT 0x0 #define PA_CL_VPORT_ZOFFSET_1__VPORT_ZOFFSET_MASK 0xffffffff #define PA_CL_VPORT_ZOFFSET_1__VPORT_ZOFFSET__SHIFT 0x0 #define PA_CL_VPORT_ZOFFSET_2__VPORT_ZOFFSET_MASK 0xffffffff #define PA_CL_VPORT_ZOFFSET_2__VPORT_ZOFFSET__SHIFT 0x0 #define PA_CL_VPORT_ZOFFSET_3__VPORT_ZOFFSET_MASK 0xffffffff #define PA_CL_VPORT_ZOFFSET_3__VPORT_ZOFFSET__SHIFT 0x0 #define PA_CL_VPORT_ZOFFSET_4__VPORT_ZOFFSET_MASK 0xffffffff #define PA_CL_VPORT_ZOFFSET_4__VPORT_ZOFFSET__SHIFT 0x0 #define PA_CL_VPORT_ZOFFSET_5__VPORT_ZOFFSET_MASK 0xffffffff #define PA_CL_VPORT_ZOFFSET_5__VPORT_ZOFFSET__SHIFT 0x0 #define PA_CL_VPORT_ZOFFSET_6__VPORT_ZOFFSET_MASK 0xffffffff #define PA_CL_VPORT_ZOFFSET_6__VPORT_ZOFFSET__SHIFT 0x0 #define PA_CL_VPORT_ZOFFSET_7__VPORT_ZOFFSET_MASK 0xffffffff #define PA_CL_VPORT_ZOFFSET_7__VPORT_ZOFFSET__SHIFT 0x0 #define PA_CL_VPORT_ZOFFSET_8__VPORT_ZOFFSET_MASK 0xffffffff #define PA_CL_VPORT_ZOFFSET_8__VPORT_ZOFFSET__SHIFT 0x0 #define PA_CL_VPORT_ZOFFSET_9__VPORT_ZOFFSET_MASK 0xffffffff #define PA_CL_VPORT_ZOFFSET_9__VPORT_ZOFFSET__SHIFT 0x0 #define PA_CL_VPORT_ZOFFSET_10__VPORT_ZOFFSET_MASK 0xffffffff #define PA_CL_VPORT_ZOFFSET_10__VPORT_ZOFFSET__SHIFT 0x0 #define PA_CL_VPORT_ZOFFSET_11__VPORT_ZOFFSET_MASK 0xffffffff #define PA_CL_VPORT_ZOFFSET_11__VPORT_ZOFFSET__SHIFT 0x0 #define PA_CL_VPORT_ZOFFSET_12__VPORT_ZOFFSET_MASK 0xffffffff #define PA_CL_VPORT_ZOFFSET_12__VPORT_ZOFFSET__SHIFT 0x0 #define PA_CL_VPORT_ZOFFSET_13__VPORT_ZOFFSET_MASK 0xffffffff #define PA_CL_VPORT_ZOFFSET_13__VPORT_ZOFFSET__SHIFT 0x0 #define PA_CL_VPORT_ZOFFSET_14__VPORT_ZOFFSET_MASK 0xffffffff #define PA_CL_VPORT_ZOFFSET_14__VPORT_ZOFFSET__SHIFT 0x0 #define PA_CL_VPORT_ZOFFSET_15__VPORT_ZOFFSET_MASK 0xffffffff #define PA_CL_VPORT_ZOFFSET_15__VPORT_ZOFFSET__SHIFT 0x0 #define PA_CL_VTE_CNTL__VPORT_X_SCALE_ENA_MASK 0x1 #define PA_CL_VTE_CNTL__VPORT_X_SCALE_ENA__SHIFT 0x0 #define PA_CL_VTE_CNTL__VPORT_X_OFFSET_ENA_MASK 0x2 #define PA_CL_VTE_CNTL__VPORT_X_OFFSET_ENA__SHIFT 0x1 #define PA_CL_VTE_CNTL__VPORT_Y_SCALE_ENA_MASK 0x4 #define PA_CL_VTE_CNTL__VPORT_Y_SCALE_ENA__SHIFT 0x2 #define PA_CL_VTE_CNTL__VPORT_Y_OFFSET_ENA_MASK 0x8 #define PA_CL_VTE_CNTL__VPORT_Y_OFFSET_ENA__SHIFT 0x3 #define PA_CL_VTE_CNTL__VPORT_Z_SCALE_ENA_MASK 0x10 #define PA_CL_VTE_CNTL__VPORT_Z_SCALE_ENA__SHIFT 0x4 #define PA_CL_VTE_CNTL__VPORT_Z_OFFSET_ENA_MASK 0x20 #define PA_CL_VTE_CNTL__VPORT_Z_OFFSET_ENA__SHIFT 0x5 #define PA_CL_VTE_CNTL__VTX_XY_FMT_MASK 0x100 #define PA_CL_VTE_CNTL__VTX_XY_FMT__SHIFT 0x8 #define PA_CL_VTE_CNTL__VTX_Z_FMT_MASK 0x200 #define PA_CL_VTE_CNTL__VTX_Z_FMT__SHIFT 0x9 #define PA_CL_VTE_CNTL__VTX_W0_FMT_MASK 0x400 #define PA_CL_VTE_CNTL__VTX_W0_FMT__SHIFT 0xa #define PA_CL_VTE_CNTL__PERFCOUNTER_REF_MASK 0x800 #define PA_CL_VTE_CNTL__PERFCOUNTER_REF__SHIFT 0xb #define PA_CL_VS_OUT_CNTL__CLIP_DIST_ENA_0_MASK 0x1 #define PA_CL_VS_OUT_CNTL__CLIP_DIST_ENA_0__SHIFT 0x0 #define PA_CL_VS_OUT_CNTL__CLIP_DIST_ENA_1_MASK 0x2 #define PA_CL_VS_OUT_CNTL__CLIP_DIST_ENA_1__SHIFT 0x1 #define PA_CL_VS_OUT_CNTL__CLIP_DIST_ENA_2_MASK 0x4 #define PA_CL_VS_OUT_CNTL__CLIP_DIST_ENA_2__SHIFT 0x2 #define PA_CL_VS_OUT_CNTL__CLIP_DIST_ENA_3_MASK 0x8 #define PA_CL_VS_OUT_CNTL__CLIP_DIST_ENA_3__SHIFT 0x3 #define PA_CL_VS_OUT_CNTL__CLIP_DIST_ENA_4_MASK 0x10 #define PA_CL_VS_OUT_CNTL__CLIP_DIST_ENA_4__SHIFT 0x4 #define PA_CL_VS_OUT_CNTL__CLIP_DIST_ENA_5_MASK 0x20 #define PA_CL_VS_OUT_CNTL__CLIP_DIST_ENA_5__SHIFT 0x5 #define PA_CL_VS_OUT_CNTL__CLIP_DIST_ENA_6_MASK 0x40 #define PA_CL_VS_OUT_CNTL__CLIP_DIST_ENA_6__SHIFT 0x6 #define PA_CL_VS_OUT_CNTL__CLIP_DIST_ENA_7_MASK 0x80 #define PA_CL_VS_OUT_CNTL__CLIP_DIST_ENA_7__SHIFT 0x7 #define PA_CL_VS_OUT_CNTL__CULL_DIST_ENA_0_MASK 0x100 #define PA_CL_VS_OUT_CNTL__CULL_DIST_ENA_0__SHIFT 0x8 #define PA_CL_VS_OUT_CNTL__CULL_DIST_ENA_1_MASK 0x200 #define PA_CL_VS_OUT_CNTL__CULL_DIST_ENA_1__SHIFT 0x9 #define PA_CL_VS_OUT_CNTL__CULL_DIST_ENA_2_MASK 0x400 #define PA_CL_VS_OUT_CNTL__CULL_DIST_ENA_2__SHIFT 0xa #define PA_CL_VS_OUT_CNTL__CULL_DIST_ENA_3_MASK 0x800 #define PA_CL_VS_OUT_CNTL__CULL_DIST_ENA_3__SHIFT 0xb #define PA_CL_VS_OUT_CNTL__CULL_DIST_ENA_4_MASK 0x1000 #define PA_CL_VS_OUT_CNTL__CULL_DIST_ENA_4__SHIFT 0xc #define PA_CL_VS_OUT_CNTL__CULL_DIST_ENA_5_MASK 0x2000 #define PA_CL_VS_OUT_CNTL__CULL_DIST_ENA_5__SHIFT 0xd #define PA_CL_VS_OUT_CNTL__CULL_DIST_ENA_6_MASK 0x4000 #define PA_CL_VS_OUT_CNTL__CULL_DIST_ENA_6__SHIFT 0xe #define PA_CL_VS_OUT_CNTL__CULL_DIST_ENA_7_MASK 0x8000 #define PA_CL_VS_OUT_CNTL__CULL_DIST_ENA_7__SHIFT 0xf #define PA_CL_VS_OUT_CNTL__USE_VTX_POINT_SIZE_MASK 0x10000 #define PA_CL_VS_OUT_CNTL__USE_VTX_POINT_SIZE__SHIFT 0x10 #define PA_CL_VS_OUT_CNTL__USE_VTX_EDGE_FLAG_MASK 0x20000 #define PA_CL_VS_OUT_CNTL__USE_VTX_EDGE_FLAG__SHIFT 0x11 #define PA_CL_VS_OUT_CNTL__USE_VTX_RENDER_TARGET_INDX_MASK 0x40000 #define PA_CL_VS_OUT_CNTL__USE_VTX_RENDER_TARGET_INDX__SHIFT 0x12 #define PA_CL_VS_OUT_CNTL__USE_VTX_VIEWPORT_INDX_MASK 0x80000 #define PA_CL_VS_OUT_CNTL__USE_VTX_VIEWPORT_INDX__SHIFT 0x13 #define PA_CL_VS_OUT_CNTL__USE_VTX_KILL_FLAG_MASK 0x100000 #define PA_CL_VS_OUT_CNTL__USE_VTX_KILL_FLAG__SHIFT 0x14 #define PA_CL_VS_OUT_CNTL__VS_OUT_MISC_VEC_ENA_MASK 0x200000 #define PA_CL_VS_OUT_CNTL__VS_OUT_MISC_VEC_ENA__SHIFT 0x15 #define PA_CL_VS_OUT_CNTL__VS_OUT_CCDIST0_VEC_ENA_MASK 0x400000 #define PA_CL_VS_OUT_CNTL__VS_OUT_CCDIST0_VEC_ENA__SHIFT 0x16 #define PA_CL_VS_OUT_CNTL__VS_OUT_CCDIST1_VEC_ENA_MASK 0x800000 #define PA_CL_VS_OUT_CNTL__VS_OUT_CCDIST1_VEC_ENA__SHIFT 0x17 #define PA_CL_VS_OUT_CNTL__VS_OUT_MISC_SIDE_BUS_ENA_MASK 0x1000000 #define PA_CL_VS_OUT_CNTL__VS_OUT_MISC_SIDE_BUS_ENA__SHIFT 0x18 #define PA_CL_VS_OUT_CNTL__USE_VTX_GS_CUT_FLAG_MASK 0x2000000 #define PA_CL_VS_OUT_CNTL__USE_VTX_GS_CUT_FLAG__SHIFT 0x19 #define PA_CL_VS_OUT_CNTL__USE_VTX_LINE_WIDTH_MASK 0x4000000 #define PA_CL_VS_OUT_CNTL__USE_VTX_LINE_WIDTH__SHIFT 0x1a #define PA_CL_NANINF_CNTL__VTE_XY_INF_DISCARD_MASK 0x1 #define PA_CL_NANINF_CNTL__VTE_XY_INF_DISCARD__SHIFT 0x0 #define PA_CL_NANINF_CNTL__VTE_Z_INF_DISCARD_MASK 0x2 #define PA_CL_NANINF_CNTL__VTE_Z_INF_DISCARD__SHIFT 0x1 #define PA_CL_NANINF_CNTL__VTE_W_INF_DISCARD_MASK 0x4 #define PA_CL_NANINF_CNTL__VTE_W_INF_DISCARD__SHIFT 0x2 #define PA_CL_NANINF_CNTL__VTE_0XNANINF_IS_0_MASK 0x8 #define PA_CL_NANINF_CNTL__VTE_0XNANINF_IS_0__SHIFT 0x3 #define PA_CL_NANINF_CNTL__VTE_XY_NAN_RETAIN_MASK 0x10 #define PA_CL_NANINF_CNTL__VTE_XY_NAN_RETAIN__SHIFT 0x4 #define PA_CL_NANINF_CNTL__VTE_Z_NAN_RETAIN_MASK 0x20 #define PA_CL_NANINF_CNTL__VTE_Z_NAN_RETAIN__SHIFT 0x5 #define PA_CL_NANINF_CNTL__VTE_W_NAN_RETAIN_MASK 0x40 #define PA_CL_NANINF_CNTL__VTE_W_NAN_RETAIN__SHIFT 0x6 #define PA_CL_NANINF_CNTL__VTE_W_RECIP_NAN_IS_0_MASK 0x80 #define PA_CL_NANINF_CNTL__VTE_W_RECIP_NAN_IS_0__SHIFT 0x7 #define PA_CL_NANINF_CNTL__VS_XY_NAN_TO_INF_MASK 0x100 #define PA_CL_NANINF_CNTL__VS_XY_NAN_TO_INF__SHIFT 0x8 #define PA_CL_NANINF_CNTL__VS_XY_INF_RETAIN_MASK 0x200 #define PA_CL_NANINF_CNTL__VS_XY_INF_RETAIN__SHIFT 0x9 #define PA_CL_NANINF_CNTL__VS_Z_NAN_TO_INF_MASK 0x400 #define PA_CL_NANINF_CNTL__VS_Z_NAN_TO_INF__SHIFT 0xa #define PA_CL_NANINF_CNTL__VS_Z_INF_RETAIN_MASK 0x800 #define PA_CL_NANINF_CNTL__VS_Z_INF_RETAIN__SHIFT 0xb #define PA_CL_NANINF_CNTL__VS_W_NAN_TO_INF_MASK 0x1000 #define PA_CL_NANINF_CNTL__VS_W_NAN_TO_INF__SHIFT 0xc #define PA_CL_NANINF_CNTL__VS_W_INF_RETAIN_MASK 0x2000 #define PA_CL_NANINF_CNTL__VS_W_INF_RETAIN__SHIFT 0xd #define PA_CL_NANINF_CNTL__VS_CLIP_DIST_INF_DISCARD_MASK 0x4000 #define PA_CL_NANINF_CNTL__VS_CLIP_DIST_INF_DISCARD__SHIFT 0xe #define PA_CL_NANINF_CNTL__VTE_NO_OUTPUT_NEG_0_MASK 0x100000 #define PA_CL_NANINF_CNTL__VTE_NO_OUTPUT_NEG_0__SHIFT 0x14 #define PA_CL_CLIP_CNTL__UCP_ENA_0_MASK 0x1 #define PA_CL_CLIP_CNTL__UCP_ENA_0__SHIFT 0x0 #define PA_CL_CLIP_CNTL__UCP_ENA_1_MASK 0x2 #define PA_CL_CLIP_CNTL__UCP_ENA_1__SHIFT 0x1 #define PA_CL_CLIP_CNTL__UCP_ENA_2_MASK 0x4 #define PA_CL_CLIP_CNTL__UCP_ENA_2__SHIFT 0x2 #define PA_CL_CLIP_CNTL__UCP_ENA_3_MASK 0x8 #define PA_CL_CLIP_CNTL__UCP_ENA_3__SHIFT 0x3 #define PA_CL_CLIP_CNTL__UCP_ENA_4_MASK 0x10 #define PA_CL_CLIP_CNTL__UCP_ENA_4__SHIFT 0x4 #define PA_CL_CLIP_CNTL__UCP_ENA_5_MASK 0x20 #define PA_CL_CLIP_CNTL__UCP_ENA_5__SHIFT 0x5 #define PA_CL_CLIP_CNTL__PS_UCP_Y_SCALE_NEG_MASK 0x2000 #define PA_CL_CLIP_CNTL__PS_UCP_Y_SCALE_NEG__SHIFT 0xd #define PA_CL_CLIP_CNTL__PS_UCP_MODE_MASK 0xc000 #define PA_CL_CLIP_CNTL__PS_UCP_MODE__SHIFT 0xe #define PA_CL_CLIP_CNTL__CLIP_DISABLE_MASK 0x10000 #define PA_CL_CLIP_CNTL__CLIP_DISABLE__SHIFT 0x10 #define PA_CL_CLIP_CNTL__UCP_CULL_ONLY_ENA_MASK 0x20000 #define PA_CL_CLIP_CNTL__UCP_CULL_ONLY_ENA__SHIFT 0x11 #define PA_CL_CLIP_CNTL__BOUNDARY_EDGE_FLAG_ENA_MASK 0x40000 #define PA_CL_CLIP_CNTL__BOUNDARY_EDGE_FLAG_ENA__SHIFT 0x12 #define PA_CL_CLIP_CNTL__DX_CLIP_SPACE_DEF_MASK 0x80000 #define PA_CL_CLIP_CNTL__DX_CLIP_SPACE_DEF__SHIFT 0x13 #define PA_CL_CLIP_CNTL__DIS_CLIP_ERR_DETECT_MASK 0x100000 #define PA_CL_CLIP_CNTL__DIS_CLIP_ERR_DETECT__SHIFT 0x14 #define PA_CL_CLIP_CNTL__VTX_KILL_OR_MASK 0x200000 #define PA_CL_CLIP_CNTL__VTX_KILL_OR__SHIFT 0x15 #define PA_CL_CLIP_CNTL__DX_RASTERIZATION_KILL_MASK 0x400000 #define PA_CL_CLIP_CNTL__DX_RASTERIZATION_KILL__SHIFT 0x16 #define PA_CL_CLIP_CNTL__DX_LINEAR_ATTR_CLIP_ENA_MASK 0x1000000 #define PA_CL_CLIP_CNTL__DX_LINEAR_ATTR_CLIP_ENA__SHIFT 0x18 #define PA_CL_CLIP_CNTL__VTE_VPORT_PROVOKE_DISABLE_MASK 0x2000000 #define PA_CL_CLIP_CNTL__VTE_VPORT_PROVOKE_DISABLE__SHIFT 0x19 #define PA_CL_CLIP_CNTL__ZCLIP_NEAR_DISABLE_MASK 0x4000000 #define PA_CL_CLIP_CNTL__ZCLIP_NEAR_DISABLE__SHIFT 0x1a #define PA_CL_CLIP_CNTL__ZCLIP_FAR_DISABLE_MASK 0x8000000 #define PA_CL_CLIP_CNTL__ZCLIP_FAR_DISABLE__SHIFT 0x1b #define PA_CL_GB_VERT_CLIP_ADJ__DATA_REGISTER_MASK 0xffffffff #define PA_CL_GB_VERT_CLIP_ADJ__DATA_REGISTER__SHIFT 0x0 #define PA_CL_GB_VERT_DISC_ADJ__DATA_REGISTER_MASK 0xffffffff #define PA_CL_GB_VERT_DISC_ADJ__DATA_REGISTER__SHIFT 0x0 #define PA_CL_GB_HORZ_CLIP_ADJ__DATA_REGISTER_MASK 0xffffffff #define PA_CL_GB_HORZ_CLIP_ADJ__DATA_REGISTER__SHIFT 0x0 #define PA_CL_GB_HORZ_DISC_ADJ__DATA_REGISTER_MASK 0xffffffff #define PA_CL_GB_HORZ_DISC_ADJ__DATA_REGISTER__SHIFT 0x0 #define PA_CL_UCP_0_X__DATA_REGISTER_MASK 0xffffffff #define PA_CL_UCP_0_X__DATA_REGISTER__SHIFT 0x0 #define PA_CL_UCP_0_Y__DATA_REGISTER_MASK 0xffffffff #define PA_CL_UCP_0_Y__DATA_REGISTER__SHIFT 0x0 #define PA_CL_UCP_0_Z__DATA_REGISTER_MASK 0xffffffff #define PA_CL_UCP_0_Z__DATA_REGISTER__SHIFT 0x0 #define PA_CL_UCP_0_W__DATA_REGISTER_MASK 0xffffffff #define PA_CL_UCP_0_W__DATA_REGISTER__SHIFT 0x0 #define PA_CL_UCP_1_X__DATA_REGISTER_MASK 0xffffffff #define PA_CL_UCP_1_X__DATA_REGISTER__SHIFT 0x0 #define PA_CL_UCP_1_Y__DATA_REGISTER_MASK 0xffffffff #define PA_CL_UCP_1_Y__DATA_REGISTER__SHIFT 0x0 #define PA_CL_UCP_1_Z__DATA_REGISTER_MASK 0xffffffff #define PA_CL_UCP_1_Z__DATA_REGISTER__SHIFT 0x0 #define PA_CL_UCP_1_W__DATA_REGISTER_MASK 0xffffffff #define PA_CL_UCP_1_W__DATA_REGISTER__SHIFT 0x0 #define PA_CL_UCP_2_X__DATA_REGISTER_MASK 0xffffffff #define PA_CL_UCP_2_X__DATA_REGISTER__SHIFT 0x0 #define PA_CL_UCP_2_Y__DATA_REGISTER_MASK 0xffffffff #define PA_CL_UCP_2_Y__DATA_REGISTER__SHIFT 0x0 #define PA_CL_UCP_2_Z__DATA_REGISTER_MASK 0xffffffff #define PA_CL_UCP_2_Z__DATA_REGISTER__SHIFT 0x0 #define PA_CL_UCP_2_W__DATA_REGISTER_MASK 0xffffffff #define PA_CL_UCP_2_W__DATA_REGISTER__SHIFT 0x0 #define PA_CL_UCP_3_X__DATA_REGISTER_MASK 0xffffffff #define PA_CL_UCP_3_X__DATA_REGISTER__SHIFT 0x0 #define PA_CL_UCP_3_Y__DATA_REGISTER_MASK 0xffffffff #define PA_CL_UCP_3_Y__DATA_REGISTER__SHIFT 0x0 #define PA_CL_UCP_3_Z__DATA_REGISTER_MASK 0xffffffff #define PA_CL_UCP_3_Z__DATA_REGISTER__SHIFT 0x0 #define PA_CL_UCP_3_W__DATA_REGISTER_MASK 0xffffffff #define PA_CL_UCP_3_W__DATA_REGISTER__SHIFT 0x0 #define PA_CL_UCP_4_X__DATA_REGISTER_MASK 0xffffffff #define PA_CL_UCP_4_X__DATA_REGISTER__SHIFT 0x0 #define PA_CL_UCP_4_Y__DATA_REGISTER_MASK 0xffffffff #define PA_CL_UCP_4_Y__DATA_REGISTER__SHIFT 0x0 #define PA_CL_UCP_4_Z__DATA_REGISTER_MASK 0xffffffff #define PA_CL_UCP_4_Z__DATA_REGISTER__SHIFT 0x0 #define PA_CL_UCP_4_W__DATA_REGISTER_MASK 0xffffffff #define PA_CL_UCP_4_W__DATA_REGISTER__SHIFT 0x0 #define PA_CL_UCP_5_X__DATA_REGISTER_MASK 0xffffffff #define PA_CL_UCP_5_X__DATA_REGISTER__SHIFT 0x0 #define PA_CL_UCP_5_Y__DATA_REGISTER_MASK 0xffffffff #define PA_CL_UCP_5_Y__DATA_REGISTER__SHIFT 0x0 #define PA_CL_UCP_5_Z__DATA_REGISTER_MASK 0xffffffff #define PA_CL_UCP_5_Z__DATA_REGISTER__SHIFT 0x0 #define PA_CL_UCP_5_W__DATA_REGISTER_MASK 0xffffffff #define PA_CL_UCP_5_W__DATA_REGISTER__SHIFT 0x0 #define PA_CL_POINT_X_RAD__DATA_REGISTER_MASK 0xffffffff #define PA_CL_POINT_X_RAD__DATA_REGISTER__SHIFT 0x0 #define PA_CL_POINT_Y_RAD__DATA_REGISTER_MASK 0xffffffff #define PA_CL_POINT_Y_RAD__DATA_REGISTER__SHIFT 0x0 #define PA_CL_POINT_SIZE__DATA_REGISTER_MASK 0xffffffff #define PA_CL_POINT_SIZE__DATA_REGISTER__SHIFT 0x0 #define PA_CL_POINT_CULL_RAD__DATA_REGISTER_MASK 0xffffffff #define PA_CL_POINT_CULL_RAD__DATA_REGISTER__SHIFT 0x0 #define PA_CL_ENHANCE__CLIP_VTX_REORDER_ENA_MASK 0x1 #define PA_CL_ENHANCE__CLIP_VTX_REORDER_ENA__SHIFT 0x0 #define PA_CL_ENHANCE__NUM_CLIP_SEQ_MASK 0x6 #define PA_CL_ENHANCE__NUM_CLIP_SEQ__SHIFT 0x1 #define PA_CL_ENHANCE__CLIPPED_PRIM_SEQ_STALL_MASK 0x8 #define PA_CL_ENHANCE__CLIPPED_PRIM_SEQ_STALL__SHIFT 0x3 #define PA_CL_ENHANCE__VE_NAN_PROC_DISABLE_MASK 0x10 #define PA_CL_ENHANCE__VE_NAN_PROC_DISABLE__SHIFT 0x4 #define PA_CL_ENHANCE__XTRA_DEBUG_REG_SEL_MASK 0x20 #define PA_CL_ENHANCE__XTRA_DEBUG_REG_SEL__SHIFT 0x5 #define PA_CL_ENHANCE__ECO_SPARE3_MASK 0x10000000 #define PA_CL_ENHANCE__ECO_SPARE3__SHIFT 0x1c #define PA_CL_ENHANCE__ECO_SPARE2_MASK 0x20000000 #define PA_CL_ENHANCE__ECO_SPARE2__SHIFT 0x1d #define PA_CL_ENHANCE__ECO_SPARE1_MASK 0x40000000 #define PA_CL_ENHANCE__ECO_SPARE1__SHIFT 0x1e #define PA_CL_ENHANCE__ECO_SPARE0_MASK 0x80000000 #define PA_CL_ENHANCE__ECO_SPARE0__SHIFT 0x1f #define PA_CL_RESET_DEBUG__CL_TRIV_DISC_DISABLE_MASK 0x1 #define PA_CL_RESET_DEBUG__CL_TRIV_DISC_DISABLE__SHIFT 0x0 #define PA_SU_VTX_CNTL__PIX_CENTER_MASK 0x1 #define PA_SU_VTX_CNTL__PIX_CENTER__SHIFT 0x0 #define PA_SU_VTX_CNTL__ROUND_MODE_MASK 0x6 #define PA_SU_VTX_CNTL__ROUND_MODE__SHIFT 0x1 #define PA_SU_VTX_CNTL__QUANT_MODE_MASK 0x38 #define PA_SU_VTX_CNTL__QUANT_MODE__SHIFT 0x3 #define PA_SU_POINT_SIZE__HEIGHT_MASK 0xffff #define PA_SU_POINT_SIZE__HEIGHT__SHIFT 0x0 #define PA_SU_POINT_SIZE__WIDTH_MASK 0xffff0000 #define PA_SU_POINT_SIZE__WIDTH__SHIFT 0x10 #define PA_SU_POINT_MINMAX__MIN_SIZE_MASK 0xffff #define PA_SU_POINT_MINMAX__MIN_SIZE__SHIFT 0x0 #define PA_SU_POINT_MINMAX__MAX_SIZE_MASK 0xffff0000 #define PA_SU_POINT_MINMAX__MAX_SIZE__SHIFT 0x10 #define PA_SU_LINE_CNTL__WIDTH_MASK 0xffff #define PA_SU_LINE_CNTL__WIDTH__SHIFT 0x0 #define PA_SU_LINE_STIPPLE_CNTL__LINE_STIPPLE_RESET_MASK 0x3 #define PA_SU_LINE_STIPPLE_CNTL__LINE_STIPPLE_RESET__SHIFT 0x0 #define PA_SU_LINE_STIPPLE_CNTL__EXPAND_FULL_LENGTH_MASK 0x4 #define PA_SU_LINE_STIPPLE_CNTL__EXPAND_FULL_LENGTH__SHIFT 0x2 #define PA_SU_LINE_STIPPLE_CNTL__FRACTIONAL_ACCUM_MASK 0x8 #define PA_SU_LINE_STIPPLE_CNTL__FRACTIONAL_ACCUM__SHIFT 0x3 #define PA_SU_LINE_STIPPLE_CNTL__DIAMOND_ADJUST_MASK 0x10 #define PA_SU_LINE_STIPPLE_CNTL__DIAMOND_ADJUST__SHIFT 0x4 #define PA_SU_LINE_STIPPLE_SCALE__LINE_STIPPLE_SCALE_MASK 0xffffffff #define PA_SU_LINE_STIPPLE_SCALE__LINE_STIPPLE_SCALE__SHIFT 0x0 #define PA_SU_PRIM_FILTER_CNTL__TRIANGLE_FILTER_DISABLE_MASK 0x1 #define PA_SU_PRIM_FILTER_CNTL__TRIANGLE_FILTER_DISABLE__SHIFT 0x0 #define PA_SU_PRIM_FILTER_CNTL__LINE_FILTER_DISABLE_MASK 0x2 #define PA_SU_PRIM_FILTER_CNTL__LINE_FILTER_DISABLE__SHIFT 0x1 #define PA_SU_PRIM_FILTER_CNTL__POINT_FILTER_DISABLE_MASK 0x4 #define PA_SU_PRIM_FILTER_CNTL__POINT_FILTER_DISABLE__SHIFT 0x2 #define PA_SU_PRIM_FILTER_CNTL__RECTANGLE_FILTER_DISABLE_MASK 0x8 #define PA_SU_PRIM_FILTER_CNTL__RECTANGLE_FILTER_DISABLE__SHIFT 0x3 #define PA_SU_PRIM_FILTER_CNTL__TRIANGLE_EXPAND_ENA_MASK 0x10 #define PA_SU_PRIM_FILTER_CNTL__TRIANGLE_EXPAND_ENA__SHIFT 0x4 #define PA_SU_PRIM_FILTER_CNTL__LINE_EXPAND_ENA_MASK 0x20 #define PA_SU_PRIM_FILTER_CNTL__LINE_EXPAND_ENA__SHIFT 0x5 #define PA_SU_PRIM_FILTER_CNTL__POINT_EXPAND_ENA_MASK 0x40 #define PA_SU_PRIM_FILTER_CNTL__POINT_EXPAND_ENA__SHIFT 0x6 #define PA_SU_PRIM_FILTER_CNTL__RECTANGLE_EXPAND_ENA_MASK 0x80 #define PA_SU_PRIM_FILTER_CNTL__RECTANGLE_EXPAND_ENA__SHIFT 0x7 #define PA_SU_PRIM_FILTER_CNTL__PRIM_EXPAND_CONSTANT_MASK 0xff00 #define PA_SU_PRIM_FILTER_CNTL__PRIM_EXPAND_CONSTANT__SHIFT 0x8 #define PA_SU_PRIM_FILTER_CNTL__XMAX_RIGHT_EXCLUSION_MASK 0x40000000 #define PA_SU_PRIM_FILTER_CNTL__XMAX_RIGHT_EXCLUSION__SHIFT 0x1e #define PA_SU_PRIM_FILTER_CNTL__YMAX_BOTTOM_EXCLUSION_MASK 0x80000000 #define PA_SU_PRIM_FILTER_CNTL__YMAX_BOTTOM_EXCLUSION__SHIFT 0x1f #define PA_SU_SC_MODE_CNTL__CULL_FRONT_MASK 0x1 #define PA_SU_SC_MODE_CNTL__CULL_FRONT__SHIFT 0x0 #define PA_SU_SC_MODE_CNTL__CULL_BACK_MASK 0x2 #define PA_SU_SC_MODE_CNTL__CULL_BACK__SHIFT 0x1 #define PA_SU_SC_MODE_CNTL__FACE_MASK 0x4 #define PA_SU_SC_MODE_CNTL__FACE__SHIFT 0x2 #define PA_SU_SC_MODE_CNTL__POLY_MODE_MASK 0x18 #define PA_SU_SC_MODE_CNTL__POLY_MODE__SHIFT 0x3 #define PA_SU_SC_MODE_CNTL__POLYMODE_FRONT_PTYPE_MASK 0xe0 #define PA_SU_SC_MODE_CNTL__POLYMODE_FRONT_PTYPE__SHIFT 0x5 #define PA_SU_SC_MODE_CNTL__POLYMODE_BACK_PTYPE_MASK 0x700 #define PA_SU_SC_MODE_CNTL__POLYMODE_BACK_PTYPE__SHIFT 0x8 #define PA_SU_SC_MODE_CNTL__POLY_OFFSET_FRONT_ENABLE_MASK 0x800 #define PA_SU_SC_MODE_CNTL__POLY_OFFSET_FRONT_ENABLE__SHIFT 0xb #define PA_SU_SC_MODE_CNTL__POLY_OFFSET_BACK_ENABLE_MASK 0x1000 #define PA_SU_SC_MODE_CNTL__POLY_OFFSET_BACK_ENABLE__SHIFT 0xc #define PA_SU_SC_MODE_CNTL__POLY_OFFSET_PARA_ENABLE_MASK 0x2000 #define PA_SU_SC_MODE_CNTL__POLY_OFFSET_PARA_ENABLE__SHIFT 0xd #define PA_SU_SC_MODE_CNTL__VTX_WINDOW_OFFSET_ENABLE_MASK 0x10000 #define PA_SU_SC_MODE_CNTL__VTX_WINDOW_OFFSET_ENABLE__SHIFT 0x10 #define PA_SU_SC_MODE_CNTL__PROVOKING_VTX_LAST_MASK 0x80000 #define PA_SU_SC_MODE_CNTL__PROVOKING_VTX_LAST__SHIFT 0x13 #define PA_SU_SC_MODE_CNTL__PERSP_CORR_DIS_MASK 0x100000 #define PA_SU_SC_MODE_CNTL__PERSP_CORR_DIS__SHIFT 0x14 #define PA_SU_SC_MODE_CNTL__MULTI_PRIM_IB_ENA_MASK 0x200000 #define PA_SU_SC_MODE_CNTL__MULTI_PRIM_IB_ENA__SHIFT 0x15 #define PA_SU_POLY_OFFSET_DB_FMT_CNTL__POLY_OFFSET_NEG_NUM_DB_BITS_MASK 0xff #define PA_SU_POLY_OFFSET_DB_FMT_CNTL__POLY_OFFSET_NEG_NUM_DB_BITS__SHIFT 0x0 #define PA_SU_POLY_OFFSET_DB_FMT_CNTL__POLY_OFFSET_DB_IS_FLOAT_FMT_MASK 0x100 #define PA_SU_POLY_OFFSET_DB_FMT_CNTL__POLY_OFFSET_DB_IS_FLOAT_FMT__SHIFT 0x8 #define PA_SU_POLY_OFFSET_CLAMP__CLAMP_MASK 0xffffffff #define PA_SU_POLY_OFFSET_CLAMP__CLAMP__SHIFT 0x0 #define PA_SU_POLY_OFFSET_FRONT_SCALE__SCALE_MASK 0xffffffff #define PA_SU_POLY_OFFSET_FRONT_SCALE__SCALE__SHIFT 0x0 #define PA_SU_POLY_OFFSET_FRONT_OFFSET__OFFSET_MASK 0xffffffff #define PA_SU_POLY_OFFSET_FRONT_OFFSET__OFFSET__SHIFT 0x0 #define PA_SU_POLY_OFFSET_BACK_SCALE__SCALE_MASK 0xffffffff #define PA_SU_POLY_OFFSET_BACK_SCALE__SCALE__SHIFT 0x0 #define PA_SU_POLY_OFFSET_BACK_OFFSET__OFFSET_MASK 0xffffffff #define PA_SU_POLY_OFFSET_BACK_OFFSET__OFFSET__SHIFT 0x0 #define PA_SU_HARDWARE_SCREEN_OFFSET__HW_SCREEN_OFFSET_X_MASK 0x1ff #define PA_SU_HARDWARE_SCREEN_OFFSET__HW_SCREEN_OFFSET_X__SHIFT 0x0 #define PA_SU_HARDWARE_SCREEN_OFFSET__HW_SCREEN_OFFSET_Y_MASK 0x1ff0000 #define PA_SU_HARDWARE_SCREEN_OFFSET__HW_SCREEN_OFFSET_Y__SHIFT 0x10 #define PA_SU_LINE_STIPPLE_VALUE__LINE_STIPPLE_VALUE_MASK 0xffffff #define PA_SU_LINE_STIPPLE_VALUE__LINE_STIPPLE_VALUE__SHIFT 0x0 #define PA_SU_PERFCOUNTER0_SELECT__PERF_SEL_MASK 0x3ff #define PA_SU_PERFCOUNTER0_SELECT__PERF_SEL__SHIFT 0x0 #define PA_SU_PERFCOUNTER0_SELECT__PERF_SEL1_MASK 0xffc00 #define PA_SU_PERFCOUNTER0_SELECT__PERF_SEL1__SHIFT 0xa #define PA_SU_PERFCOUNTER0_SELECT__CNTR_MODE_MASK 0xf00000 #define PA_SU_PERFCOUNTER0_SELECT__CNTR_MODE__SHIFT 0x14 #define PA_SU_PERFCOUNTER0_SELECT1__PERF_SEL2_MASK 0x3ff #define PA_SU_PERFCOUNTER0_SELECT1__PERF_SEL2__SHIFT 0x0 #define PA_SU_PERFCOUNTER0_SELECT1__PERF_SEL3_MASK 0xffc00 #define PA_SU_PERFCOUNTER0_SELECT1__PERF_SEL3__SHIFT 0xa #define PA_SU_PERFCOUNTER1_SELECT__PERF_SEL_MASK 0x3ff #define PA_SU_PERFCOUNTER1_SELECT__PERF_SEL__SHIFT 0x0 #define PA_SU_PERFCOUNTER1_SELECT__PERF_SEL1_MASK 0xffc00 #define PA_SU_PERFCOUNTER1_SELECT__PERF_SEL1__SHIFT 0xa #define PA_SU_PERFCOUNTER1_SELECT__CNTR_MODE_MASK 0xf00000 #define PA_SU_PERFCOUNTER1_SELECT__CNTR_MODE__SHIFT 0x14 #define PA_SU_PERFCOUNTER1_SELECT1__PERF_SEL2_MASK 0x3ff #define PA_SU_PERFCOUNTER1_SELECT1__PERF_SEL2__SHIFT 0x0 #define PA_SU_PERFCOUNTER1_SELECT1__PERF_SEL3_MASK 0xffc00 #define PA_SU_PERFCOUNTER1_SELECT1__PERF_SEL3__SHIFT 0xa #define PA_SU_PERFCOUNTER2_SELECT__PERF_SEL_MASK 0x3ff #define PA_SU_PERFCOUNTER2_SELECT__PERF_SEL__SHIFT 0x0 #define PA_SU_PERFCOUNTER2_SELECT__CNTR_MODE_MASK 0xf00000 #define PA_SU_PERFCOUNTER2_SELECT__CNTR_MODE__SHIFT 0x14 #define PA_SU_PERFCOUNTER3_SELECT__PERF_SEL_MASK 0x3ff #define PA_SU_PERFCOUNTER3_SELECT__PERF_SEL__SHIFT 0x0 #define PA_SU_PERFCOUNTER3_SELECT__CNTR_MODE_MASK 0xf00000 #define PA_SU_PERFCOUNTER3_SELECT__CNTR_MODE__SHIFT 0x14 #define PA_SU_PERFCOUNTER0_LO__PERFCOUNTER_LO_MASK 0xffffffff #define PA_SU_PERFCOUNTER0_LO__PERFCOUNTER_LO__SHIFT 0x0 #define PA_SU_PERFCOUNTER0_HI__PERFCOUNTER_HI_MASK 0xffff #define PA_SU_PERFCOUNTER0_HI__PERFCOUNTER_HI__SHIFT 0x0 #define PA_SU_PERFCOUNTER1_LO__PERFCOUNTER_LO_MASK 0xffffffff #define PA_SU_PERFCOUNTER1_LO__PERFCOUNTER_LO__SHIFT 0x0 #define PA_SU_PERFCOUNTER1_HI__PERFCOUNTER_HI_MASK 0xffff #define PA_SU_PERFCOUNTER1_HI__PERFCOUNTER_HI__SHIFT 0x0 #define PA_SU_PERFCOUNTER2_LO__PERFCOUNTER_LO_MASK 0xffffffff #define PA_SU_PERFCOUNTER2_LO__PERFCOUNTER_LO__SHIFT 0x0 #define PA_SU_PERFCOUNTER2_HI__PERFCOUNTER_HI_MASK 0xffff #define PA_SU_PERFCOUNTER2_HI__PERFCOUNTER_HI__SHIFT 0x0 #define PA_SU_PERFCOUNTER3_LO__PERFCOUNTER_LO_MASK 0xffffffff #define PA_SU_PERFCOUNTER3_LO__PERFCOUNTER_LO__SHIFT 0x0 #define PA_SU_PERFCOUNTER3_HI__PERFCOUNTER_HI_MASK 0xffff #define PA_SU_PERFCOUNTER3_HI__PERFCOUNTER_HI__SHIFT 0x0 #define PA_SC_AA_CONFIG__MSAA_NUM_SAMPLES_MASK 0x7 #define PA_SC_AA_CONFIG__MSAA_NUM_SAMPLES__SHIFT 0x0 #define PA_SC_AA_CONFIG__AA_MASK_CENTROID_DTMN_MASK 0x10 #define PA_SC_AA_CONFIG__AA_MASK_CENTROID_DTMN__SHIFT 0x4 #define PA_SC_AA_CONFIG__MAX_SAMPLE_DIST_MASK 0x1e000 #define PA_SC_AA_CONFIG__MAX_SAMPLE_DIST__SHIFT 0xd #define PA_SC_AA_CONFIG__MSAA_EXPOSED_SAMPLES_MASK 0x700000 #define PA_SC_AA_CONFIG__MSAA_EXPOSED_SAMPLES__SHIFT 0x14 #define PA_SC_AA_CONFIG__DETAIL_TO_EXPOSED_MODE_MASK 0x3000000 #define PA_SC_AA_CONFIG__DETAIL_TO_EXPOSED_MODE__SHIFT 0x18 #define PA_SC_AA_MASK_X0Y0_X1Y0__AA_MASK_X0Y0_MASK 0xffff #define PA_SC_AA_MASK_X0Y0_X1Y0__AA_MASK_X0Y0__SHIFT 0x0 #define PA_SC_AA_MASK_X0Y0_X1Y0__AA_MASK_X1Y0_MASK 0xffff0000 #define PA_SC_AA_MASK_X0Y0_X1Y0__AA_MASK_X1Y0__SHIFT 0x10 #define PA_SC_AA_MASK_X0Y1_X1Y1__AA_MASK_X0Y1_MASK 0xffff #define PA_SC_AA_MASK_X0Y1_X1Y1__AA_MASK_X0Y1__SHIFT 0x0 #define PA_SC_AA_MASK_X0Y1_X1Y1__AA_MASK_X1Y1_MASK 0xffff0000 #define PA_SC_AA_MASK_X0Y1_X1Y1__AA_MASK_X1Y1__SHIFT 0x10 #define PA_SC_AA_SAMPLE_LOCS_PIXEL_X0Y0_0__S0_X_MASK 0xf #define PA_SC_AA_SAMPLE_LOCS_PIXEL_X0Y0_0__S0_X__SHIFT 0x0 #define PA_SC_AA_SAMPLE_LOCS_PIXEL_X0Y0_0__S0_Y_MASK 0xf0 #define PA_SC_AA_SAMPLE_LOCS_PIXEL_X0Y0_0__S0_Y__SHIFT 0x4 #define PA_SC_AA_SAMPLE_LOCS_PIXEL_X0Y0_0__S1_X_MASK 0xf00 #define PA_SC_AA_SAMPLE_LOCS_PIXEL_X0Y0_0__S1_X__SHIFT 0x8 #define PA_SC_AA_SAMPLE_LOCS_PIXEL_X0Y0_0__S1_Y_MASK 0xf000 #define PA_SC_AA_SAMPLE_LOCS_PIXEL_X0Y0_0__S1_Y__SHIFT 0xc #define PA_SC_AA_SAMPLE_LOCS_PIXEL_X0Y0_0__S2_X_MASK 0xf0000 #define PA_SC_AA_SAMPLE_LOCS_PIXEL_X0Y0_0__S2_X__SHIFT 0x10 #define PA_SC_AA_SAMPLE_LOCS_PIXEL_X0Y0_0__S2_Y_MASK 0xf00000 #define PA_SC_AA_SAMPLE_LOCS_PIXEL_X0Y0_0__S2_Y__SHIFT 0x14 #define PA_SC_AA_SAMPLE_LOCS_PIXEL_X0Y0_0__S3_X_MASK 0xf000000 #define PA_SC_AA_SAMPLE_LOCS_PIXEL_X0Y0_0__S3_X__SHIFT 0x18 #define PA_SC_AA_SAMPLE_LOCS_PIXEL_X0Y0_0__S3_Y_MASK 0xf0000000 #define PA_SC_AA_SAMPLE_LOCS_PIXEL_X0Y0_0__S3_Y__SHIFT 0x1c #define PA_SC_AA_SAMPLE_LOCS_PIXEL_X0Y0_1__S4_X_MASK 0xf #define PA_SC_AA_SAMPLE_LOCS_PIXEL_X0Y0_1__S4_X__SHIFT 0x0 #define PA_SC_AA_SAMPLE_LOCS_PIXEL_X0Y0_1__S4_Y_MASK 0xf0 #define PA_SC_AA_SAMPLE_LOCS_PIXEL_X0Y0_1__S4_Y__SHIFT 0x4 #define PA_SC_AA_SAMPLE_LOCS_PIXEL_X0Y0_1__S5_X_MASK 0xf00 #define PA_SC_AA_SAMPLE_LOCS_PIXEL_X0Y0_1__S5_X__SHIFT 0x8 #define PA_SC_AA_SAMPLE_LOCS_PIXEL_X0Y0_1__S5_Y_MASK 0xf000 #define PA_SC_AA_SAMPLE_LOCS_PIXEL_X0Y0_1__S5_Y__SHIFT 0xc #define PA_SC_AA_SAMPLE_LOCS_PIXEL_X0Y0_1__S6_X_MASK 0xf0000 #define PA_SC_AA_SAMPLE_LOCS_PIXEL_X0Y0_1__S6_X__SHIFT 0x10 #define PA_SC_AA_SAMPLE_LOCS_PIXEL_X0Y0_1__S6_Y_MASK 0xf00000 #define PA_SC_AA_SAMPLE_LOCS_PIXEL_X0Y0_1__S6_Y__SHIFT 0x14 #define PA_SC_AA_SAMPLE_LOCS_PIXEL_X0Y0_1__S7_X_MASK 0xf000000 #define PA_SC_AA_SAMPLE_LOCS_PIXEL_X0Y0_1__S7_X__SHIFT 0x18 #define PA_SC_AA_SAMPLE_LOCS_PIXEL_X0Y0_1__S7_Y_MASK 0xf0000000 #define PA_SC_AA_SAMPLE_LOCS_PIXEL_X0Y0_1__S7_Y__SHIFT 0x1c #define PA_SC_AA_SAMPLE_LOCS_PIXEL_X0Y0_2__S8_X_MASK 0xf #define PA_SC_AA_SAMPLE_LOCS_PIXEL_X0Y0_2__S8_X__SHIFT 0x0 #define PA_SC_AA_SAMPLE_LOCS_PIXEL_X0Y0_2__S8_Y_MASK 0xf0 #define PA_SC_AA_SAMPLE_LOCS_PIXEL_X0Y0_2__S8_Y__SHIFT 0x4 #define PA_SC_AA_SAMPLE_LOCS_PIXEL_X0Y0_2__S9_X_MASK 0xf00 #define PA_SC_AA_SAMPLE_LOCS_PIXEL_X0Y0_2__S9_X__SHIFT 0x8 #define PA_SC_AA_SAMPLE_LOCS_PIXEL_X0Y0_2__S9_Y_MASK 0xf000 #define PA_SC_AA_SAMPLE_LOCS_PIXEL_X0Y0_2__S9_Y__SHIFT 0xc #define PA_SC_AA_SAMPLE_LOCS_PIXEL_X0Y0_2__S10_X_MASK 0xf0000 #define PA_SC_AA_SAMPLE_LOCS_PIXEL_X0Y0_2__S10_X__SHIFT 0x10 #define PA_SC_AA_SAMPLE_LOCS_PIXEL_X0Y0_2__S10_Y_MASK 0xf00000 #define PA_SC_AA_SAMPLE_LOCS_PIXEL_X0Y0_2__S10_Y__SHIFT 0x14 #define PA_SC_AA_SAMPLE_LOCS_PIXEL_X0Y0_2__S11_X_MASK 0xf000000 #define PA_SC_AA_SAMPLE_LOCS_PIXEL_X0Y0_2__S11_X__SHIFT 0x18 #define PA_SC_AA_SAMPLE_LOCS_PIXEL_X0Y0_2__S11_Y_MASK 0xf0000000 #define PA_SC_AA_SAMPLE_LOCS_PIXEL_X0Y0_2__S11_Y__SHIFT 0x1c #define PA_SC_AA_SAMPLE_LOCS_PIXEL_X0Y0_3__S12_X_MASK 0xf #define PA_SC_AA_SAMPLE_LOCS_PIXEL_X0Y0_3__S12_X__SHIFT 0x0 #define PA_SC_AA_SAMPLE_LOCS_PIXEL_X0Y0_3__S12_Y_MASK 0xf0 #define PA_SC_AA_SAMPLE_LOCS_PIXEL_X0Y0_3__S12_Y__SHIFT 0x4 #define PA_SC_AA_SAMPLE_LOCS_PIXEL_X0Y0_3__S13_X_MASK 0xf00 #define PA_SC_AA_SAMPLE_LOCS_PIXEL_X0Y0_3__S13_X__SHIFT 0x8 #define PA_SC_AA_SAMPLE_LOCS_PIXEL_X0Y0_3__S13_Y_MASK 0xf000 #define PA_SC_AA_SAMPLE_LOCS_PIXEL_X0Y0_3__S13_Y__SHIFT 0xc #define PA_SC_AA_SAMPLE_LOCS_PIXEL_X0Y0_3__S14_X_MASK 0xf0000 #define PA_SC_AA_SAMPLE_LOCS_PIXEL_X0Y0_3__S14_X__SHIFT 0x10 #define PA_SC_AA_SAMPLE_LOCS_PIXEL_X0Y0_3__S14_Y_MASK 0xf00000 #define PA_SC_AA_SAMPLE_LOCS_PIXEL_X0Y0_3__S14_Y__SHIFT 0x14 #define PA_SC_AA_SAMPLE_LOCS_PIXEL_X0Y0_3__S15_X_MASK 0xf000000 #define PA_SC_AA_SAMPLE_LOCS_PIXEL_X0Y0_3__S15_X__SHIFT 0x18 #define PA_SC_AA_SAMPLE_LOCS_PIXEL_X0Y0_3__S15_Y_MASK 0xf0000000 #define PA_SC_AA_SAMPLE_LOCS_PIXEL_X0Y0_3__S15_Y__SHIFT 0x1c #define PA_SC_AA_SAMPLE_LOCS_PIXEL_X1Y0_0__S0_X_MASK 0xf #define PA_SC_AA_SAMPLE_LOCS_PIXEL_X1Y0_0__S0_X__SHIFT 0x0 #define PA_SC_AA_SAMPLE_LOCS_PIXEL_X1Y0_0__S0_Y_MASK 0xf0 #define PA_SC_AA_SAMPLE_LOCS_PIXEL_X1Y0_0__S0_Y__SHIFT 0x4 #define PA_SC_AA_SAMPLE_LOCS_PIXEL_X1Y0_0__S1_X_MASK 0xf00 #define PA_SC_AA_SAMPLE_LOCS_PIXEL_X1Y0_0__S1_X__SHIFT 0x8 #define PA_SC_AA_SAMPLE_LOCS_PIXEL_X1Y0_0__S1_Y_MASK 0xf000 #define PA_SC_AA_SAMPLE_LOCS_PIXEL_X1Y0_0__S1_Y__SHIFT 0xc #define PA_SC_AA_SAMPLE_LOCS_PIXEL_X1Y0_0__S2_X_MASK 0xf0000 #define PA_SC_AA_SAMPLE_LOCS_PIXEL_X1Y0_0__S2_X__SHIFT 0x10 #define PA_SC_AA_SAMPLE_LOCS_PIXEL_X1Y0_0__S2_Y_MASK 0xf00000 #define PA_SC_AA_SAMPLE_LOCS_PIXEL_X1Y0_0__S2_Y__SHIFT 0x14 #define PA_SC_AA_SAMPLE_LOCS_PIXEL_X1Y0_0__S3_X_MASK 0xf000000 #define PA_SC_AA_SAMPLE_LOCS_PIXEL_X1Y0_0__S3_X__SHIFT 0x18 #define PA_SC_AA_SAMPLE_LOCS_PIXEL_X1Y0_0__S3_Y_MASK 0xf0000000 #define PA_SC_AA_SAMPLE_LOCS_PIXEL_X1Y0_0__S3_Y__SHIFT 0x1c #define PA_SC_AA_SAMPLE_LOCS_PIXEL_X1Y0_1__S4_X_MASK 0xf #define PA_SC_AA_SAMPLE_LOCS_PIXEL_X1Y0_1__S4_X__SHIFT 0x0 #define PA_SC_AA_SAMPLE_LOCS_PIXEL_X1Y0_1__S4_Y_MASK 0xf0 #define PA_SC_AA_SAMPLE_LOCS_PIXEL_X1Y0_1__S4_Y__SHIFT 0x4 #define PA_SC_AA_SAMPLE_LOCS_PIXEL_X1Y0_1__S5_X_MASK 0xf00 #define PA_SC_AA_SAMPLE_LOCS_PIXEL_X1Y0_1__S5_X__SHIFT 0x8 #define PA_SC_AA_SAMPLE_LOCS_PIXEL_X1Y0_1__S5_Y_MASK 0xf000 #define PA_SC_AA_SAMPLE_LOCS_PIXEL_X1Y0_1__S5_Y__SHIFT 0xc #define PA_SC_AA_SAMPLE_LOCS_PIXEL_X1Y0_1__S6_X_MASK 0xf0000 #define PA_SC_AA_SAMPLE_LOCS_PIXEL_X1Y0_1__S6_X__SHIFT 0x10 #define PA_SC_AA_SAMPLE_LOCS_PIXEL_X1Y0_1__S6_Y_MASK 0xf00000 #define PA_SC_AA_SAMPLE_LOCS_PIXEL_X1Y0_1__S6_Y__SHIFT 0x14 #define PA_SC_AA_SAMPLE_LOCS_PIXEL_X1Y0_1__S7_X_MASK 0xf000000 #define PA_SC_AA_SAMPLE_LOCS_PIXEL_X1Y0_1__S7_X__SHIFT 0x18 #define PA_SC_AA_SAMPLE_LOCS_PIXEL_X1Y0_1__S7_Y_MASK 0xf0000000 #define PA_SC_AA_SAMPLE_LOCS_PIXEL_X1Y0_1__S7_Y__SHIFT 0x1c #define PA_SC_AA_SAMPLE_LOCS_PIXEL_X1Y0_2__S8_X_MASK 0xf #define PA_SC_AA_SAMPLE_LOCS_PIXEL_X1Y0_2__S8_X__SHIFT 0x0 #define PA_SC_AA_SAMPLE_LOCS_PIXEL_X1Y0_2__S8_Y_MASK 0xf0 #define PA_SC_AA_SAMPLE_LOCS_PIXEL_X1Y0_2__S8_Y__SHIFT 0x4 #define PA_SC_AA_SAMPLE_LOCS_PIXEL_X1Y0_2__S9_X_MASK 0xf00 #define PA_SC_AA_SAMPLE_LOCS_PIXEL_X1Y0_2__S9_X__SHIFT 0x8 #define PA_SC_AA_SAMPLE_LOCS_PIXEL_X1Y0_2__S9_Y_MASK 0xf000 #define PA_SC_AA_SAMPLE_LOCS_PIXEL_X1Y0_2__S9_Y__SHIFT 0xc #define PA_SC_AA_SAMPLE_LOCS_PIXEL_X1Y0_2__S10_X_MASK 0xf0000 #define PA_SC_AA_SAMPLE_LOCS_PIXEL_X1Y0_2__S10_X__SHIFT 0x10 #define PA_SC_AA_SAMPLE_LOCS_PIXEL_X1Y0_2__S10_Y_MASK 0xf00000 #define PA_SC_AA_SAMPLE_LOCS_PIXEL_X1Y0_2__S10_Y__SHIFT 0x14 #define PA_SC_AA_SAMPLE_LOCS_PIXEL_X1Y0_2__S11_X_MASK 0xf000000 #define PA_SC_AA_SAMPLE_LOCS_PIXEL_X1Y0_2__S11_X__SHIFT 0x18 #define PA_SC_AA_SAMPLE_LOCS_PIXEL_X1Y0_2__S11_Y_MASK 0xf0000000 #define PA_SC_AA_SAMPLE_LOCS_PIXEL_X1Y0_2__S11_Y__SHIFT 0x1c #define PA_SC_AA_SAMPLE_LOCS_PIXEL_X1Y0_3__S12_X_MASK 0xf #define PA_SC_AA_SAMPLE_LOCS_PIXEL_X1Y0_3__S12_X__SHIFT 0x0 #define PA_SC_AA_SAMPLE_LOCS_PIXEL_X1Y0_3__S12_Y_MASK 0xf0 #define PA_SC_AA_SAMPLE_LOCS_PIXEL_X1Y0_3__S12_Y__SHIFT 0x4 #define PA_SC_AA_SAMPLE_LOCS_PIXEL_X1Y0_3__S13_X_MASK 0xf00 #define PA_SC_AA_SAMPLE_LOCS_PIXEL_X1Y0_3__S13_X__SHIFT 0x8 #define PA_SC_AA_SAMPLE_LOCS_PIXEL_X1Y0_3__S13_Y_MASK 0xf000 #define PA_SC_AA_SAMPLE_LOCS_PIXEL_X1Y0_3__S13_Y__SHIFT 0xc #define PA_SC_AA_SAMPLE_LOCS_PIXEL_X1Y0_3__S14_X_MASK 0xf0000 #define PA_SC_AA_SAMPLE_LOCS_PIXEL_X1Y0_3__S14_X__SHIFT 0x10 #define PA_SC_AA_SAMPLE_LOCS_PIXEL_X1Y0_3__S14_Y_MASK 0xf00000 #define PA_SC_AA_SAMPLE_LOCS_PIXEL_X1Y0_3__S14_Y__SHIFT 0x14 #define PA_SC_AA_SAMPLE_LOCS_PIXEL_X1Y0_3__S15_X_MASK 0xf000000 #define PA_SC_AA_SAMPLE_LOCS_PIXEL_X1Y0_3__S15_X__SHIFT 0x18 #define PA_SC_AA_SAMPLE_LOCS_PIXEL_X1Y0_3__S15_Y_MASK 0xf0000000 #define PA_SC_AA_SAMPLE_LOCS_PIXEL_X1Y0_3__S15_Y__SHIFT 0x1c #define PA_SC_AA_SAMPLE_LOCS_PIXEL_X0Y1_0__S0_X_MASK 0xf #define PA_SC_AA_SAMPLE_LOCS_PIXEL_X0Y1_0__S0_X__SHIFT 0x0 #define PA_SC_AA_SAMPLE_LOCS_PIXEL_X0Y1_0__S0_Y_MASK 0xf0 #define PA_SC_AA_SAMPLE_LOCS_PIXEL_X0Y1_0__S0_Y__SHIFT 0x4 #define PA_SC_AA_SAMPLE_LOCS_PIXEL_X0Y1_0__S1_X_MASK 0xf00 #define PA_SC_AA_SAMPLE_LOCS_PIXEL_X0Y1_0__S1_X__SHIFT 0x8 #define PA_SC_AA_SAMPLE_LOCS_PIXEL_X0Y1_0__S1_Y_MASK 0xf000 #define PA_SC_AA_SAMPLE_LOCS_PIXEL_X0Y1_0__S1_Y__SHIFT 0xc #define PA_SC_AA_SAMPLE_LOCS_PIXEL_X0Y1_0__S2_X_MASK 0xf0000 #define PA_SC_AA_SAMPLE_LOCS_PIXEL_X0Y1_0__S2_X__SHIFT 0x10 #define PA_SC_AA_SAMPLE_LOCS_PIXEL_X0Y1_0__S2_Y_MASK 0xf00000 #define PA_SC_AA_SAMPLE_LOCS_PIXEL_X0Y1_0__S2_Y__SHIFT 0x14 #define PA_SC_AA_SAMPLE_LOCS_PIXEL_X0Y1_0__S3_X_MASK 0xf000000 #define PA_SC_AA_SAMPLE_LOCS_PIXEL_X0Y1_0__S3_X__SHIFT 0x18 #define PA_SC_AA_SAMPLE_LOCS_PIXEL_X0Y1_0__S3_Y_MASK 0xf0000000 #define PA_SC_AA_SAMPLE_LOCS_PIXEL_X0Y1_0__S3_Y__SHIFT 0x1c #define PA_SC_AA_SAMPLE_LOCS_PIXEL_X0Y1_1__S4_X_MASK 0xf #define PA_SC_AA_SAMPLE_LOCS_PIXEL_X0Y1_1__S4_X__SHIFT 0x0 #define PA_SC_AA_SAMPLE_LOCS_PIXEL_X0Y1_1__S4_Y_MASK 0xf0 #define PA_SC_AA_SAMPLE_LOCS_PIXEL_X0Y1_1__S4_Y__SHIFT 0x4 #define PA_SC_AA_SAMPLE_LOCS_PIXEL_X0Y1_1__S5_X_MASK 0xf00 #define PA_SC_AA_SAMPLE_LOCS_PIXEL_X0Y1_1__S5_X__SHIFT 0x8 #define PA_SC_AA_SAMPLE_LOCS_PIXEL_X0Y1_1__S5_Y_MASK 0xf000 #define PA_SC_AA_SAMPLE_LOCS_PIXEL_X0Y1_1__S5_Y__SHIFT 0xc #define PA_SC_AA_SAMPLE_LOCS_PIXEL_X0Y1_1__S6_X_MASK 0xf0000 #define PA_SC_AA_SAMPLE_LOCS_PIXEL_X0Y1_1__S6_X__SHIFT 0x10 #define PA_SC_AA_SAMPLE_LOCS_PIXEL_X0Y1_1__S6_Y_MASK 0xf00000 #define PA_SC_AA_SAMPLE_LOCS_PIXEL_X0Y1_1__S6_Y__SHIFT 0x14 #define PA_SC_AA_SAMPLE_LOCS_PIXEL_X0Y1_1__S7_X_MASK 0xf000000 #define PA_SC_AA_SAMPLE_LOCS_PIXEL_X0Y1_1__S7_X__SHIFT 0x18 #define PA_SC_AA_SAMPLE_LOCS_PIXEL_X0Y1_1__S7_Y_MASK 0xf0000000 #define PA_SC_AA_SAMPLE_LOCS_PIXEL_X0Y1_1__S7_Y__SHIFT 0x1c #define PA_SC_AA_SAMPLE_LOCS_PIXEL_X0Y1_2__S8_X_MASK 0xf #define PA_SC_AA_SAMPLE_LOCS_PIXEL_X0Y1_2__S8_X__SHIFT 0x0 #define PA_SC_AA_SAMPLE_LOCS_PIXEL_X0Y1_2__S8_Y_MASK 0xf0 #define PA_SC_AA_SAMPLE_LOCS_PIXEL_X0Y1_2__S8_Y__SHIFT 0x4 #define PA_SC_AA_SAMPLE_LOCS_PIXEL_X0Y1_2__S9_X_MASK 0xf00 #define PA_SC_AA_SAMPLE_LOCS_PIXEL_X0Y1_2__S9_X__SHIFT 0x8 #define PA_SC_AA_SAMPLE_LOCS_PIXEL_X0Y1_2__S9_Y_MASK 0xf000 #define PA_SC_AA_SAMPLE_LOCS_PIXEL_X0Y1_2__S9_Y__SHIFT 0xc #define PA_SC_AA_SAMPLE_LOCS_PIXEL_X0Y1_2__S10_X_MASK 0xf0000 #define PA_SC_AA_SAMPLE_LOCS_PIXEL_X0Y1_2__S10_X__SHIFT 0x10 #define PA_SC_AA_SAMPLE_LOCS_PIXEL_X0Y1_2__S10_Y_MASK 0xf00000 #define PA_SC_AA_SAMPLE_LOCS_PIXEL_X0Y1_2__S10_Y__SHIFT 0x14 #define PA_SC_AA_SAMPLE_LOCS_PIXEL_X0Y1_2__S11_X_MASK 0xf000000 #define PA_SC_AA_SAMPLE_LOCS_PIXEL_X0Y1_2__S11_X__SHIFT 0x18 #define PA_SC_AA_SAMPLE_LOCS_PIXEL_X0Y1_2__S11_Y_MASK 0xf0000000 #define PA_SC_AA_SAMPLE_LOCS_PIXEL_X0Y1_2__S11_Y__SHIFT 0x1c #define PA_SC_AA_SAMPLE_LOCS_PIXEL_X0Y1_3__S12_X_MASK 0xf #define PA_SC_AA_SAMPLE_LOCS_PIXEL_X0Y1_3__S12_X__SHIFT 0x0 #define PA_SC_AA_SAMPLE_LOCS_PIXEL_X0Y1_3__S12_Y_MASK 0xf0 #define PA_SC_AA_SAMPLE_LOCS_PIXEL_X0Y1_3__S12_Y__SHIFT 0x4 #define PA_SC_AA_SAMPLE_LOCS_PIXEL_X0Y1_3__S13_X_MASK 0xf00 #define PA_SC_AA_SAMPLE_LOCS_PIXEL_X0Y1_3__S13_X__SHIFT 0x8 #define PA_SC_AA_SAMPLE_LOCS_PIXEL_X0Y1_3__S13_Y_MASK 0xf000 #define PA_SC_AA_SAMPLE_LOCS_PIXEL_X0Y1_3__S13_Y__SHIFT 0xc #define PA_SC_AA_SAMPLE_LOCS_PIXEL_X0Y1_3__S14_X_MASK 0xf0000 #define PA_SC_AA_SAMPLE_LOCS_PIXEL_X0Y1_3__S14_X__SHIFT 0x10 #define PA_SC_AA_SAMPLE_LOCS_PIXEL_X0Y1_3__S14_Y_MASK 0xf00000 #define PA_SC_AA_SAMPLE_LOCS_PIXEL_X0Y1_3__S14_Y__SHIFT 0x14 #define PA_SC_AA_SAMPLE_LOCS_PIXEL_X0Y1_3__S15_X_MASK 0xf000000 #define PA_SC_AA_SAMPLE_LOCS_PIXEL_X0Y1_3__S15_X__SHIFT 0x18 #define PA_SC_AA_SAMPLE_LOCS_PIXEL_X0Y1_3__S15_Y_MASK 0xf0000000 #define PA_SC_AA_SAMPLE_LOCS_PIXEL_X0Y1_3__S15_Y__SHIFT 0x1c #define PA_SC_AA_SAMPLE_LOCS_PIXEL_X1Y1_0__S0_X_MASK 0xf #define PA_SC_AA_SAMPLE_LOCS_PIXEL_X1Y1_0__S0_X__SHIFT 0x0 #define PA_SC_AA_SAMPLE_LOCS_PIXEL_X1Y1_0__S0_Y_MASK 0xf0 #define PA_SC_AA_SAMPLE_LOCS_PIXEL_X1Y1_0__S0_Y__SHIFT 0x4 #define PA_SC_AA_SAMPLE_LOCS_PIXEL_X1Y1_0__S1_X_MASK 0xf00 #define PA_SC_AA_SAMPLE_LOCS_PIXEL_X1Y1_0__S1_X__SHIFT 0x8 #define PA_SC_AA_SAMPLE_LOCS_PIXEL_X1Y1_0__S1_Y_MASK 0xf000 #define PA_SC_AA_SAMPLE_LOCS_PIXEL_X1Y1_0__S1_Y__SHIFT 0xc #define PA_SC_AA_SAMPLE_LOCS_PIXEL_X1Y1_0__S2_X_MASK 0xf0000 #define PA_SC_AA_SAMPLE_LOCS_PIXEL_X1Y1_0__S2_X__SHIFT 0x10 #define PA_SC_AA_SAMPLE_LOCS_PIXEL_X1Y1_0__S2_Y_MASK 0xf00000 #define PA_SC_AA_SAMPLE_LOCS_PIXEL_X1Y1_0__S2_Y__SHIFT 0x14 #define PA_SC_AA_SAMPLE_LOCS_PIXEL_X1Y1_0__S3_X_MASK 0xf000000 #define PA_SC_AA_SAMPLE_LOCS_PIXEL_X1Y1_0__S3_X__SHIFT 0x18 #define PA_SC_AA_SAMPLE_LOCS_PIXEL_X1Y1_0__S3_Y_MASK 0xf0000000 #define PA_SC_AA_SAMPLE_LOCS_PIXEL_X1Y1_0__S3_Y__SHIFT 0x1c #define PA_SC_AA_SAMPLE_LOCS_PIXEL_X1Y1_1__S4_X_MASK 0xf #define PA_SC_AA_SAMPLE_LOCS_PIXEL_X1Y1_1__S4_X__SHIFT 0x0 #define PA_SC_AA_SAMPLE_LOCS_PIXEL_X1Y1_1__S4_Y_MASK 0xf0 #define PA_SC_AA_SAMPLE_LOCS_PIXEL_X1Y1_1__S4_Y__SHIFT 0x4 #define PA_SC_AA_SAMPLE_LOCS_PIXEL_X1Y1_1__S5_X_MASK 0xf00 #define PA_SC_AA_SAMPLE_LOCS_PIXEL_X1Y1_1__S5_X__SHIFT 0x8 #define PA_SC_AA_SAMPLE_LOCS_PIXEL_X1Y1_1__S5_Y_MASK 0xf000 #define PA_SC_AA_SAMPLE_LOCS_PIXEL_X1Y1_1__S5_Y__SHIFT 0xc #define PA_SC_AA_SAMPLE_LOCS_PIXEL_X1Y1_1__S6_X_MASK 0xf0000 #define PA_SC_AA_SAMPLE_LOCS_PIXEL_X1Y1_1__S6_X__SHIFT 0x10 #define PA_SC_AA_SAMPLE_LOCS_PIXEL_X1Y1_1__S6_Y_MASK 0xf00000 #define PA_SC_AA_SAMPLE_LOCS_PIXEL_X1Y1_1__S6_Y__SHIFT 0x14 #define PA_SC_AA_SAMPLE_LOCS_PIXEL_X1Y1_1__S7_X_MASK 0xf000000 #define PA_SC_AA_SAMPLE_LOCS_PIXEL_X1Y1_1__S7_X__SHIFT 0x18 #define PA_SC_AA_SAMPLE_LOCS_PIXEL_X1Y1_1__S7_Y_MASK 0xf0000000 #define PA_SC_AA_SAMPLE_LOCS_PIXEL_X1Y1_1__S7_Y__SHIFT 0x1c #define PA_SC_AA_SAMPLE_LOCS_PIXEL_X1Y1_2__S8_X_MASK 0xf #define PA_SC_AA_SAMPLE_LOCS_PIXEL_X1Y1_2__S8_X__SHIFT 0x0 #define PA_SC_AA_SAMPLE_LOCS_PIXEL_X1Y1_2__S8_Y_MASK 0xf0 #define PA_SC_AA_SAMPLE_LOCS_PIXEL_X1Y1_2__S8_Y__SHIFT 0x4 #define PA_SC_AA_SAMPLE_LOCS_PIXEL_X1Y1_2__S9_X_MASK 0xf00 #define PA_SC_AA_SAMPLE_LOCS_PIXEL_X1Y1_2__S9_X__SHIFT 0x8 #define PA_SC_AA_SAMPLE_LOCS_PIXEL_X1Y1_2__S9_Y_MASK 0xf000 #define PA_SC_AA_SAMPLE_LOCS_PIXEL_X1Y1_2__S9_Y__SHIFT 0xc #define PA_SC_AA_SAMPLE_LOCS_PIXEL_X1Y1_2__S10_X_MASK 0xf0000 #define PA_SC_AA_SAMPLE_LOCS_PIXEL_X1Y1_2__S10_X__SHIFT 0x10 #define PA_SC_AA_SAMPLE_LOCS_PIXEL_X1Y1_2__S10_Y_MASK 0xf00000 #define PA_SC_AA_SAMPLE_LOCS_PIXEL_X1Y1_2__S10_Y__SHIFT 0x14 #define PA_SC_AA_SAMPLE_LOCS_PIXEL_X1Y1_2__S11_X_MASK 0xf000000 #define PA_SC_AA_SAMPLE_LOCS_PIXEL_X1Y1_2__S11_X__SHIFT 0x18 #define PA_SC_AA_SAMPLE_LOCS_PIXEL_X1Y1_2__S11_Y_MASK 0xf0000000 #define PA_SC_AA_SAMPLE_LOCS_PIXEL_X1Y1_2__S11_Y__SHIFT 0x1c #define PA_SC_AA_SAMPLE_LOCS_PIXEL_X1Y1_3__S12_X_MASK 0xf #define PA_SC_AA_SAMPLE_LOCS_PIXEL_X1Y1_3__S12_X__SHIFT 0x0 #define PA_SC_AA_SAMPLE_LOCS_PIXEL_X1Y1_3__S12_Y_MASK 0xf0 #define PA_SC_AA_SAMPLE_LOCS_PIXEL_X1Y1_3__S12_Y__SHIFT 0x4 #define PA_SC_AA_SAMPLE_LOCS_PIXEL_X1Y1_3__S13_X_MASK 0xf00 #define PA_SC_AA_SAMPLE_LOCS_PIXEL_X1Y1_3__S13_X__SHIFT 0x8 #define PA_SC_AA_SAMPLE_LOCS_PIXEL_X1Y1_3__S13_Y_MASK 0xf000 #define PA_SC_AA_SAMPLE_LOCS_PIXEL_X1Y1_3__S13_Y__SHIFT 0xc #define PA_SC_AA_SAMPLE_LOCS_PIXEL_X1Y1_3__S14_X_MASK 0xf0000 #define PA_SC_AA_SAMPLE_LOCS_PIXEL_X1Y1_3__S14_X__SHIFT 0x10 #define PA_SC_AA_SAMPLE_LOCS_PIXEL_X1Y1_3__S14_Y_MASK 0xf00000 #define PA_SC_AA_SAMPLE_LOCS_PIXEL_X1Y1_3__S14_Y__SHIFT 0x14 #define PA_SC_AA_SAMPLE_LOCS_PIXEL_X1Y1_3__S15_X_MASK 0xf000000 #define PA_SC_AA_SAMPLE_LOCS_PIXEL_X1Y1_3__S15_X__SHIFT 0x18 #define PA_SC_AA_SAMPLE_LOCS_PIXEL_X1Y1_3__S15_Y_MASK 0xf0000000 #define PA_SC_AA_SAMPLE_LOCS_PIXEL_X1Y1_3__S15_Y__SHIFT 0x1c #define PA_SC_CENTROID_PRIORITY_0__DISTANCE_0_MASK 0xf #define PA_SC_CENTROID_PRIORITY_0__DISTANCE_0__SHIFT 0x0 #define PA_SC_CENTROID_PRIORITY_0__DISTANCE_1_MASK 0xf0 #define PA_SC_CENTROID_PRIORITY_0__DISTANCE_1__SHIFT 0x4 #define PA_SC_CENTROID_PRIORITY_0__DISTANCE_2_MASK 0xf00 #define PA_SC_CENTROID_PRIORITY_0__DISTANCE_2__SHIFT 0x8 #define PA_SC_CENTROID_PRIORITY_0__DISTANCE_3_MASK 0xf000 #define PA_SC_CENTROID_PRIORITY_0__DISTANCE_3__SHIFT 0xc #define PA_SC_CENTROID_PRIORITY_0__DISTANCE_4_MASK 0xf0000 #define PA_SC_CENTROID_PRIORITY_0__DISTANCE_4__SHIFT 0x10 #define PA_SC_CENTROID_PRIORITY_0__DISTANCE_5_MASK 0xf00000 #define PA_SC_CENTROID_PRIORITY_0__DISTANCE_5__SHIFT 0x14 #define PA_SC_CENTROID_PRIORITY_0__DISTANCE_6_MASK 0xf000000 #define PA_SC_CENTROID_PRIORITY_0__DISTANCE_6__SHIFT 0x18 #define PA_SC_CENTROID_PRIORITY_0__DISTANCE_7_MASK 0xf0000000 #define PA_SC_CENTROID_PRIORITY_0__DISTANCE_7__SHIFT 0x1c #define PA_SC_CENTROID_PRIORITY_1__DISTANCE_8_MASK 0xf #define PA_SC_CENTROID_PRIORITY_1__DISTANCE_8__SHIFT 0x0 #define PA_SC_CENTROID_PRIORITY_1__DISTANCE_9_MASK 0xf0 #define PA_SC_CENTROID_PRIORITY_1__DISTANCE_9__SHIFT 0x4 #define PA_SC_CENTROID_PRIORITY_1__DISTANCE_10_MASK 0xf00 #define PA_SC_CENTROID_PRIORITY_1__DISTANCE_10__SHIFT 0x8 #define PA_SC_CENTROID_PRIORITY_1__DISTANCE_11_MASK 0xf000 #define PA_SC_CENTROID_PRIORITY_1__DISTANCE_11__SHIFT 0xc #define PA_SC_CENTROID_PRIORITY_1__DISTANCE_12_MASK 0xf0000 #define PA_SC_CENTROID_PRIORITY_1__DISTANCE_12__SHIFT 0x10 #define PA_SC_CENTROID_PRIORITY_1__DISTANCE_13_MASK 0xf00000 #define PA_SC_CENTROID_PRIORITY_1__DISTANCE_13__SHIFT 0x14 #define PA_SC_CENTROID_PRIORITY_1__DISTANCE_14_MASK 0xf000000 #define PA_SC_CENTROID_PRIORITY_1__DISTANCE_14__SHIFT 0x18 #define PA_SC_CENTROID_PRIORITY_1__DISTANCE_15_MASK 0xf0000000 #define PA_SC_CENTROID_PRIORITY_1__DISTANCE_15__SHIFT 0x1c #define PA_SC_CLIPRECT_0_TL__TL_X_MASK 0x7fff #define PA_SC_CLIPRECT_0_TL__TL_X__SHIFT 0x0 #define PA_SC_CLIPRECT_0_TL__TL_Y_MASK 0x7fff0000 #define PA_SC_CLIPRECT_0_TL__TL_Y__SHIFT 0x10 #define PA_SC_CLIPRECT_0_BR__BR_X_MASK 0x7fff #define PA_SC_CLIPRECT_0_BR__BR_X__SHIFT 0x0 #define PA_SC_CLIPRECT_0_BR__BR_Y_MASK 0x7fff0000 #define PA_SC_CLIPRECT_0_BR__BR_Y__SHIFT 0x10 #define PA_SC_CLIPRECT_1_TL__TL_X_MASK 0x7fff #define PA_SC_CLIPRECT_1_TL__TL_X__SHIFT 0x0 #define PA_SC_CLIPRECT_1_TL__TL_Y_MASK 0x7fff0000 #define PA_SC_CLIPRECT_1_TL__TL_Y__SHIFT 0x10 #define PA_SC_CLIPRECT_1_BR__BR_X_MASK 0x7fff #define PA_SC_CLIPRECT_1_BR__BR_X__SHIFT 0x0 #define PA_SC_CLIPRECT_1_BR__BR_Y_MASK 0x7fff0000 #define PA_SC_CLIPRECT_1_BR__BR_Y__SHIFT 0x10 #define PA_SC_CLIPRECT_2_TL__TL_X_MASK 0x7fff #define PA_SC_CLIPRECT_2_TL__TL_X__SHIFT 0x0 #define PA_SC_CLIPRECT_2_TL__TL_Y_MASK 0x7fff0000 #define PA_SC_CLIPRECT_2_TL__TL_Y__SHIFT 0x10 #define PA_SC_CLIPRECT_2_BR__BR_X_MASK 0x7fff #define PA_SC_CLIPRECT_2_BR__BR_X__SHIFT 0x0 #define PA_SC_CLIPRECT_2_BR__BR_Y_MASK 0x7fff0000 #define PA_SC_CLIPRECT_2_BR__BR_Y__SHIFT 0x10 #define PA_SC_CLIPRECT_3_TL__TL_X_MASK 0x7fff #define PA_SC_CLIPRECT_3_TL__TL_X__SHIFT 0x0 #define PA_SC_CLIPRECT_3_TL__TL_Y_MASK 0x7fff0000 #define PA_SC_CLIPRECT_3_TL__TL_Y__SHIFT 0x10 #define PA_SC_CLIPRECT_3_BR__BR_X_MASK 0x7fff #define PA_SC_CLIPRECT_3_BR__BR_X__SHIFT 0x0 #define PA_SC_CLIPRECT_3_BR__BR_Y_MASK 0x7fff0000 #define PA_SC_CLIPRECT_3_BR__BR_Y__SHIFT 0x10 #define PA_SC_CLIPRECT_RULE__CLIP_RULE_MASK 0xffff #define PA_SC_CLIPRECT_RULE__CLIP_RULE__SHIFT 0x0 #define PA_SC_EDGERULE__ER_TRI_MASK 0xf #define PA_SC_EDGERULE__ER_TRI__SHIFT 0x0 #define PA_SC_EDGERULE__ER_POINT_MASK 0xf0 #define PA_SC_EDGERULE__ER_POINT__SHIFT 0x4 #define PA_SC_EDGERULE__ER_RECT_MASK 0xf00 #define PA_SC_EDGERULE__ER_RECT__SHIFT 0x8 #define PA_SC_EDGERULE__ER_LINE_LR_MASK 0x3f000 #define PA_SC_EDGERULE__ER_LINE_LR__SHIFT 0xc #define PA_SC_EDGERULE__ER_LINE_RL_MASK 0xfc0000 #define PA_SC_EDGERULE__ER_LINE_RL__SHIFT 0x12 #define PA_SC_EDGERULE__ER_LINE_TB_MASK 0xf000000 #define PA_SC_EDGERULE__ER_LINE_TB__SHIFT 0x18 #define PA_SC_EDGERULE__ER_LINE_BT_MASK 0xf0000000 #define PA_SC_EDGERULE__ER_LINE_BT__SHIFT 0x1c #define PA_SC_LINE_CNTL__EXPAND_LINE_WIDTH_MASK 0x200 #define PA_SC_LINE_CNTL__EXPAND_LINE_WIDTH__SHIFT 0x9 #define PA_SC_LINE_CNTL__LAST_PIXEL_MASK 0x400 #define PA_SC_LINE_CNTL__LAST_PIXEL__SHIFT 0xa #define PA_SC_LINE_CNTL__PERPENDICULAR_ENDCAP_ENA_MASK 0x800 #define PA_SC_LINE_CNTL__PERPENDICULAR_ENDCAP_ENA__SHIFT 0xb #define PA_SC_LINE_CNTL__DX10_DIAMOND_TEST_ENA_MASK 0x1000 #define PA_SC_LINE_CNTL__DX10_DIAMOND_TEST_ENA__SHIFT 0xc #define PA_SC_LINE_STIPPLE__LINE_PATTERN_MASK 0xffff #define PA_SC_LINE_STIPPLE__LINE_PATTERN__SHIFT 0x0 #define PA_SC_LINE_STIPPLE__REPEAT_COUNT_MASK 0xff0000 #define PA_SC_LINE_STIPPLE__REPEAT_COUNT__SHIFT 0x10 #define PA_SC_LINE_STIPPLE__PATTERN_BIT_ORDER_MASK 0x10000000 #define PA_SC_LINE_STIPPLE__PATTERN_BIT_ORDER__SHIFT 0x1c #define PA_SC_LINE_STIPPLE__AUTO_RESET_CNTL_MASK 0x60000000 #define PA_SC_LINE_STIPPLE__AUTO_RESET_CNTL__SHIFT 0x1d #define PA_SC_MODE_CNTL_0__MSAA_ENABLE_MASK 0x1 #define PA_SC_MODE_CNTL_0__MSAA_ENABLE__SHIFT 0x0 #define PA_SC_MODE_CNTL_0__VPORT_SCISSOR_ENABLE_MASK 0x2 #define PA_SC_MODE_CNTL_0__VPORT_SCISSOR_ENABLE__SHIFT 0x1 #define PA_SC_MODE_CNTL_0__LINE_STIPPLE_ENABLE_MASK 0x4 #define PA_SC_MODE_CNTL_0__LINE_STIPPLE_ENABLE__SHIFT 0x2 #define PA_SC_MODE_CNTL_0__SEND_UNLIT_STILES_TO_PKR_MASK 0x8 #define PA_SC_MODE_CNTL_0__SEND_UNLIT_STILES_TO_PKR__SHIFT 0x3 #define PA_SC_MODE_CNTL_1__WALK_SIZE_MASK 0x1 #define PA_SC_MODE_CNTL_1__WALK_SIZE__SHIFT 0x0 #define PA_SC_MODE_CNTL_1__WALK_ALIGNMENT_MASK 0x2 #define PA_SC_MODE_CNTL_1__WALK_ALIGNMENT__SHIFT 0x1 #define PA_SC_MODE_CNTL_1__WALK_ALIGN8_PRIM_FITS_ST_MASK 0x4 #define PA_SC_MODE_CNTL_1__WALK_ALIGN8_PRIM_FITS_ST__SHIFT 0x2 #define PA_SC_MODE_CNTL_1__WALK_FENCE_ENABLE_MASK 0x8 #define PA_SC_MODE_CNTL_1__WALK_FENCE_ENABLE__SHIFT 0x3 #define PA_SC_MODE_CNTL_1__WALK_FENCE_SIZE_MASK 0x70 #define PA_SC_MODE_CNTL_1__WALK_FENCE_SIZE__SHIFT 0x4 #define PA_SC_MODE_CNTL_1__SUPERTILE_WALK_ORDER_ENABLE_MASK 0x80 #define PA_SC_MODE_CNTL_1__SUPERTILE_WALK_ORDER_ENABLE__SHIFT 0x7 #define PA_SC_MODE_CNTL_1__TILE_WALK_ORDER_ENABLE_MASK 0x100 #define PA_SC_MODE_CNTL_1__TILE_WALK_ORDER_ENABLE__SHIFT 0x8 #define PA_SC_MODE_CNTL_1__TILE_COVER_DISABLE_MASK 0x200 #define PA_SC_MODE_CNTL_1__TILE_COVER_DISABLE__SHIFT 0x9 #define PA_SC_MODE_CNTL_1__TILE_COVER_NO_SCISSOR_MASK 0x400 #define PA_SC_MODE_CNTL_1__TILE_COVER_NO_SCISSOR__SHIFT 0xa #define PA_SC_MODE_CNTL_1__ZMM_LINE_EXTENT_MASK 0x800 #define PA_SC_MODE_CNTL_1__ZMM_LINE_EXTENT__SHIFT 0xb #define PA_SC_MODE_CNTL_1__ZMM_LINE_OFFSET_MASK 0x1000 #define PA_SC_MODE_CNTL_1__ZMM_LINE_OFFSET__SHIFT 0xc #define PA_SC_MODE_CNTL_1__ZMM_RECT_EXTENT_MASK 0x2000 #define PA_SC_MODE_CNTL_1__ZMM_RECT_EXTENT__SHIFT 0xd #define PA_SC_MODE_CNTL_1__KILL_PIX_POST_HI_Z_MASK 0x4000 #define PA_SC_MODE_CNTL_1__KILL_PIX_POST_HI_Z__SHIFT 0xe #define PA_SC_MODE_CNTL_1__KILL_PIX_POST_DETAIL_MASK_MASK 0x8000 #define PA_SC_MODE_CNTL_1__KILL_PIX_POST_DETAIL_MASK__SHIFT 0xf #define PA_SC_MODE_CNTL_1__PS_ITER_SAMPLE_MASK 0x10000 #define PA_SC_MODE_CNTL_1__PS_ITER_SAMPLE__SHIFT 0x10 #define PA_SC_MODE_CNTL_1__MULTI_SHADER_ENGINE_PRIM_DISCARD_ENABLE_MASK 0x20000 #define PA_SC_MODE_CNTL_1__MULTI_SHADER_ENGINE_PRIM_DISCARD_ENABLE__SHIFT 0x11 #define PA_SC_MODE_CNTL_1__MULTI_GPU_SUPERTILE_ENABLE_MASK 0x40000 #define PA_SC_MODE_CNTL_1__MULTI_GPU_SUPERTILE_ENABLE__SHIFT 0x12 #define PA_SC_MODE_CNTL_1__GPU_ID_OVERRIDE_ENABLE_MASK 0x80000 #define PA_SC_MODE_CNTL_1__GPU_ID_OVERRIDE_ENABLE__SHIFT 0x13 #define PA_SC_MODE_CNTL_1__GPU_ID_OVERRIDE_MASK 0xf00000 #define PA_SC_MODE_CNTL_1__GPU_ID_OVERRIDE__SHIFT 0x14 #define PA_SC_MODE_CNTL_1__MULTI_GPU_PRIM_DISCARD_ENABLE_MASK 0x1000000 #define PA_SC_MODE_CNTL_1__MULTI_GPU_PRIM_DISCARD_ENABLE__SHIFT 0x18 #define PA_SC_MODE_CNTL_1__FORCE_EOV_CNTDWN_ENABLE_MASK 0x2000000 #define PA_SC_MODE_CNTL_1__FORCE_EOV_CNTDWN_ENABLE__SHIFT 0x19 #define PA_SC_MODE_CNTL_1__FORCE_EOV_REZ_ENABLE_MASK 0x4000000 #define PA_SC_MODE_CNTL_1__FORCE_EOV_REZ_ENABLE__SHIFT 0x1a #define PA_SC_MODE_CNTL_1__OUT_OF_ORDER_PRIMITIVE_ENABLE_MASK 0x8000000 #define PA_SC_MODE_CNTL_1__OUT_OF_ORDER_PRIMITIVE_ENABLE__SHIFT 0x1b #define PA_SC_MODE_CNTL_1__OUT_OF_ORDER_WATER_MARK_MASK 0x70000000 #define PA_SC_MODE_CNTL_1__OUT_OF_ORDER_WATER_MARK__SHIFT 0x1c #define PA_SC_RASTER_CONFIG__RB_MAP_PKR0_MASK 0x3 #define PA_SC_RASTER_CONFIG__RB_MAP_PKR0__SHIFT 0x0 #define PA_SC_RASTER_CONFIG__RB_MAP_PKR1_MASK 0xc #define PA_SC_RASTER_CONFIG__RB_MAP_PKR1__SHIFT 0x2 #define PA_SC_RASTER_CONFIG__RB_XSEL2_MASK 0x30 #define PA_SC_RASTER_CONFIG__RB_XSEL2__SHIFT 0x4 #define PA_SC_RASTER_CONFIG__RB_XSEL_MASK 0x40 #define PA_SC_RASTER_CONFIG__RB_XSEL__SHIFT 0x6 #define PA_SC_RASTER_CONFIG__RB_YSEL_MASK 0x80 #define PA_SC_RASTER_CONFIG__RB_YSEL__SHIFT 0x7 #define PA_SC_RASTER_CONFIG__PKR_MAP_MASK 0x300 #define PA_SC_RASTER_CONFIG__PKR_MAP__SHIFT 0x8 #define PA_SC_RASTER_CONFIG__PKR_XSEL_MASK 0xc00 #define PA_SC_RASTER_CONFIG__PKR_XSEL__SHIFT 0xa #define PA_SC_RASTER_CONFIG__PKR_YSEL_MASK 0x3000 #define PA_SC_RASTER_CONFIG__PKR_YSEL__SHIFT 0xc #define PA_SC_RASTER_CONFIG__PKR_XSEL2_MASK 0xc000 #define PA_SC_RASTER_CONFIG__PKR_XSEL2__SHIFT 0xe #define PA_SC_RASTER_CONFIG__SC_MAP_MASK 0x30000 #define PA_SC_RASTER_CONFIG__SC_MAP__SHIFT 0x10 #define PA_SC_RASTER_CONFIG__SC_XSEL_MASK 0xc0000 #define PA_SC_RASTER_CONFIG__SC_XSEL__SHIFT 0x12 #define PA_SC_RASTER_CONFIG__SC_YSEL_MASK 0x300000 #define PA_SC_RASTER_CONFIG__SC_YSEL__SHIFT 0x14 #define PA_SC_RASTER_CONFIG__SE_MAP_MASK 0x3000000 #define PA_SC_RASTER_CONFIG__SE_MAP__SHIFT 0x18 #define PA_SC_RASTER_CONFIG__SE_XSEL_MASK 0xc000000 #define PA_SC_RASTER_CONFIG__SE_XSEL__SHIFT 0x1a #define PA_SC_RASTER_CONFIG__SE_YSEL_MASK 0x30000000 #define PA_SC_RASTER_CONFIG__SE_YSEL__SHIFT 0x1c #define PA_SC_RASTER_CONFIG_1__SE_PAIR_MAP_MASK 0x3 #define PA_SC_RASTER_CONFIG_1__SE_PAIR_MAP__SHIFT 0x0 #define PA_SC_RASTER_CONFIG_1__SE_PAIR_XSEL_MASK 0xc #define PA_SC_RASTER_CONFIG_1__SE_PAIR_XSEL__SHIFT 0x2 #define PA_SC_RASTER_CONFIG_1__SE_PAIR_YSEL_MASK 0x30 #define PA_SC_RASTER_CONFIG_1__SE_PAIR_YSEL__SHIFT 0x4 #define PA_SC_SCREEN_EXTENT_CONTROL__SLICE_EVEN_ENABLE_MASK 0x3 #define PA_SC_SCREEN_EXTENT_CONTROL__SLICE_EVEN_ENABLE__SHIFT 0x0 #define PA_SC_SCREEN_EXTENT_CONTROL__SLICE_ODD_ENABLE_MASK 0xc #define PA_SC_SCREEN_EXTENT_CONTROL__SLICE_ODD_ENABLE__SHIFT 0x2 #define PA_SC_GENERIC_SCISSOR_TL__TL_X_MASK 0x7fff #define PA_SC_GENERIC_SCISSOR_TL__TL_X__SHIFT 0x0 #define PA_SC_GENERIC_SCISSOR_TL__TL_Y_MASK 0x7fff0000 #define PA_SC_GENERIC_SCISSOR_TL__TL_Y__SHIFT 0x10 #define PA_SC_GENERIC_SCISSOR_TL__WINDOW_OFFSET_DISABLE_MASK 0x80000000 #define PA_SC_GENERIC_SCISSOR_TL__WINDOW_OFFSET_DISABLE__SHIFT 0x1f #define PA_SC_GENERIC_SCISSOR_BR__BR_X_MASK 0x7fff #define PA_SC_GENERIC_SCISSOR_BR__BR_X__SHIFT 0x0 #define PA_SC_GENERIC_SCISSOR_BR__BR_Y_MASK 0x7fff0000 #define PA_SC_GENERIC_SCISSOR_BR__BR_Y__SHIFT 0x10 #define PA_SC_SCREEN_SCISSOR_TL__TL_X_MASK 0xffff #define PA_SC_SCREEN_SCISSOR_TL__TL_X__SHIFT 0x0 #define PA_SC_SCREEN_SCISSOR_TL__TL_Y_MASK 0xffff0000 #define PA_SC_SCREEN_SCISSOR_TL__TL_Y__SHIFT 0x10 #define PA_SC_SCREEN_SCISSOR_BR__BR_X_MASK 0xffff #define PA_SC_SCREEN_SCISSOR_BR__BR_X__SHIFT 0x0 #define PA_SC_SCREEN_SCISSOR_BR__BR_Y_MASK 0xffff0000 #define PA_SC_SCREEN_SCISSOR_BR__BR_Y__SHIFT 0x10 #define PA_SC_WINDOW_OFFSET__WINDOW_X_OFFSET_MASK 0xffff #define PA_SC_WINDOW_OFFSET__WINDOW_X_OFFSET__SHIFT 0x0 #define PA_SC_WINDOW_OFFSET__WINDOW_Y_OFFSET_MASK 0xffff0000 #define PA_SC_WINDOW_OFFSET__WINDOW_Y_OFFSET__SHIFT 0x10 #define PA_SC_WINDOW_SCISSOR_TL__TL_X_MASK 0x7fff #define PA_SC_WINDOW_SCISSOR_TL__TL_X__SHIFT 0x0 #define PA_SC_WINDOW_SCISSOR_TL__TL_Y_MASK 0x7fff0000 #define PA_SC_WINDOW_SCISSOR_TL__TL_Y__SHIFT 0x10 #define PA_SC_WINDOW_SCISSOR_TL__WINDOW_OFFSET_DISABLE_MASK 0x80000000 #define PA_SC_WINDOW_SCISSOR_TL__WINDOW_OFFSET_DISABLE__SHIFT 0x1f #define PA_SC_WINDOW_SCISSOR_BR__BR_X_MASK 0x7fff #define PA_SC_WINDOW_SCISSOR_BR__BR_X__SHIFT 0x0 #define PA_SC_WINDOW_SCISSOR_BR__BR_Y_MASK 0x7fff0000 #define PA_SC_WINDOW_SCISSOR_BR__BR_Y__SHIFT 0x10 #define PA_SC_VPORT_SCISSOR_0_TL__TL_X_MASK 0x7fff #define PA_SC_VPORT_SCISSOR_0_TL__TL_X__SHIFT 0x0 #define PA_SC_VPORT_SCISSOR_0_TL__TL_Y_MASK 0x7fff0000 #define PA_SC_VPORT_SCISSOR_0_TL__TL_Y__SHIFT 0x10 #define PA_SC_VPORT_SCISSOR_0_TL__WINDOW_OFFSET_DISABLE_MASK 0x80000000 #define PA_SC_VPORT_SCISSOR_0_TL__WINDOW_OFFSET_DISABLE__SHIFT 0x1f #define PA_SC_VPORT_SCISSOR_1_TL__TL_X_MASK 0x7fff #define PA_SC_VPORT_SCISSOR_1_TL__TL_X__SHIFT 0x0 #define PA_SC_VPORT_SCISSOR_1_TL__TL_Y_MASK 0x7fff0000 #define PA_SC_VPORT_SCISSOR_1_TL__TL_Y__SHIFT 0x10 #define PA_SC_VPORT_SCISSOR_1_TL__WINDOW_OFFSET_DISABLE_MASK 0x80000000 #define PA_SC_VPORT_SCISSOR_1_TL__WINDOW_OFFSET_DISABLE__SHIFT 0x1f #define PA_SC_VPORT_SCISSOR_2_TL__TL_X_MASK 0x7fff #define PA_SC_VPORT_SCISSOR_2_TL__TL_X__SHIFT 0x0 #define PA_SC_VPORT_SCISSOR_2_TL__TL_Y_MASK 0x7fff0000 #define PA_SC_VPORT_SCISSOR_2_TL__TL_Y__SHIFT 0x10 #define PA_SC_VPORT_SCISSOR_2_TL__WINDOW_OFFSET_DISABLE_MASK 0x80000000 #define PA_SC_VPORT_SCISSOR_2_TL__WINDOW_OFFSET_DISABLE__SHIFT 0x1f #define PA_SC_VPORT_SCISSOR_3_TL__TL_X_MASK 0x7fff #define PA_SC_VPORT_SCISSOR_3_TL__TL_X__SHIFT 0x0 #define PA_SC_VPORT_SCISSOR_3_TL__TL_Y_MASK 0x7fff0000 #define PA_SC_VPORT_SCISSOR_3_TL__TL_Y__SHIFT 0x10 #define PA_SC_VPORT_SCISSOR_3_TL__WINDOW_OFFSET_DISABLE_MASK 0x80000000 #define PA_SC_VPORT_SCISSOR_3_TL__WINDOW_OFFSET_DISABLE__SHIFT 0x1f #define PA_SC_VPORT_SCISSOR_4_TL__TL_X_MASK 0x7fff #define PA_SC_VPORT_SCISSOR_4_TL__TL_X__SHIFT 0x0 #define PA_SC_VPORT_SCISSOR_4_TL__TL_Y_MASK 0x7fff0000 #define PA_SC_VPORT_SCISSOR_4_TL__TL_Y__SHIFT 0x10 #define PA_SC_VPORT_SCISSOR_4_TL__WINDOW_OFFSET_DISABLE_MASK 0x80000000 #define PA_SC_VPORT_SCISSOR_4_TL__WINDOW_OFFSET_DISABLE__SHIFT 0x1f #define PA_SC_VPORT_SCISSOR_5_TL__TL_X_MASK 0x7fff #define PA_SC_VPORT_SCISSOR_5_TL__TL_X__SHIFT 0x0 #define PA_SC_VPORT_SCISSOR_5_TL__TL_Y_MASK 0x7fff0000 #define PA_SC_VPORT_SCISSOR_5_TL__TL_Y__SHIFT 0x10 #define PA_SC_VPORT_SCISSOR_5_TL__WINDOW_OFFSET_DISABLE_MASK 0x80000000 #define PA_SC_VPORT_SCISSOR_5_TL__WINDOW_OFFSET_DISABLE__SHIFT 0x1f #define PA_SC_VPORT_SCISSOR_6_TL__TL_X_MASK 0x7fff #define PA_SC_VPORT_SCISSOR_6_TL__TL_X__SHIFT 0x0 #define PA_SC_VPORT_SCISSOR_6_TL__TL_Y_MASK 0x7fff0000 #define PA_SC_VPORT_SCISSOR_6_TL__TL_Y__SHIFT 0x10 #define PA_SC_VPORT_SCISSOR_6_TL__WINDOW_OFFSET_DISABLE_MASK 0x80000000 #define PA_SC_VPORT_SCISSOR_6_TL__WINDOW_OFFSET_DISABLE__SHIFT 0x1f #define PA_SC_VPORT_SCISSOR_7_TL__TL_X_MASK 0x7fff #define PA_SC_VPORT_SCISSOR_7_TL__TL_X__SHIFT 0x0 #define PA_SC_VPORT_SCISSOR_7_TL__TL_Y_MASK 0x7fff0000 #define PA_SC_VPORT_SCISSOR_7_TL__TL_Y__SHIFT 0x10 #define PA_SC_VPORT_SCISSOR_7_TL__WINDOW_OFFSET_DISABLE_MASK 0x80000000 #define PA_SC_VPORT_SCISSOR_7_TL__WINDOW_OFFSET_DISABLE__SHIFT 0x1f #define PA_SC_VPORT_SCISSOR_8_TL__TL_X_MASK 0x7fff #define PA_SC_VPORT_SCISSOR_8_TL__TL_X__SHIFT 0x0 #define PA_SC_VPORT_SCISSOR_8_TL__TL_Y_MASK 0x7fff0000 #define PA_SC_VPORT_SCISSOR_8_TL__TL_Y__SHIFT 0x10 #define PA_SC_VPORT_SCISSOR_8_TL__WINDOW_OFFSET_DISABLE_MASK 0x80000000 #define PA_SC_VPORT_SCISSOR_8_TL__WINDOW_OFFSET_DISABLE__SHIFT 0x1f #define PA_SC_VPORT_SCISSOR_9_TL__TL_X_MASK 0x7fff #define PA_SC_VPORT_SCISSOR_9_TL__TL_X__SHIFT 0x0 #define PA_SC_VPORT_SCISSOR_9_TL__TL_Y_MASK 0x7fff0000 #define PA_SC_VPORT_SCISSOR_9_TL__TL_Y__SHIFT 0x10 #define PA_SC_VPORT_SCISSOR_9_TL__WINDOW_OFFSET_DISABLE_MASK 0x80000000 #define PA_SC_VPORT_SCISSOR_9_TL__WINDOW_OFFSET_DISABLE__SHIFT 0x1f #define PA_SC_VPORT_SCISSOR_10_TL__TL_X_MASK 0x7fff #define PA_SC_VPORT_SCISSOR_10_TL__TL_X__SHIFT 0x0 #define PA_SC_VPORT_SCISSOR_10_TL__TL_Y_MASK 0x7fff0000 #define PA_SC_VPORT_SCISSOR_10_TL__TL_Y__SHIFT 0x10 #define PA_SC_VPORT_SCISSOR_10_TL__WINDOW_OFFSET_DISABLE_MASK 0x80000000 #define PA_SC_VPORT_SCISSOR_10_TL__WINDOW_OFFSET_DISABLE__SHIFT 0x1f #define PA_SC_VPORT_SCISSOR_11_TL__TL_X_MASK 0x7fff #define PA_SC_VPORT_SCISSOR_11_TL__TL_X__SHIFT 0x0 #define PA_SC_VPORT_SCISSOR_11_TL__TL_Y_MASK 0x7fff0000 #define PA_SC_VPORT_SCISSOR_11_TL__TL_Y__SHIFT 0x10 #define PA_SC_VPORT_SCISSOR_11_TL__WINDOW_OFFSET_DISABLE_MASK 0x80000000 #define PA_SC_VPORT_SCISSOR_11_TL__WINDOW_OFFSET_DISABLE__SHIFT 0x1f #define PA_SC_VPORT_SCISSOR_12_TL__TL_X_MASK 0x7fff #define PA_SC_VPORT_SCISSOR_12_TL__TL_X__SHIFT 0x0 #define PA_SC_VPORT_SCISSOR_12_TL__TL_Y_MASK 0x7fff0000 #define PA_SC_VPORT_SCISSOR_12_TL__TL_Y__SHIFT 0x10 #define PA_SC_VPORT_SCISSOR_12_TL__WINDOW_OFFSET_DISABLE_MASK 0x80000000 #define PA_SC_VPORT_SCISSOR_12_TL__WINDOW_OFFSET_DISABLE__SHIFT 0x1f #define PA_SC_VPORT_SCISSOR_13_TL__TL_X_MASK 0x7fff #define PA_SC_VPORT_SCISSOR_13_TL__TL_X__SHIFT 0x0 #define PA_SC_VPORT_SCISSOR_13_TL__TL_Y_MASK 0x7fff0000 #define PA_SC_VPORT_SCISSOR_13_TL__TL_Y__SHIFT 0x10 #define PA_SC_VPORT_SCISSOR_13_TL__WINDOW_OFFSET_DISABLE_MASK 0x80000000 #define PA_SC_VPORT_SCISSOR_13_TL__WINDOW_OFFSET_DISABLE__SHIFT 0x1f #define PA_SC_VPORT_SCISSOR_14_TL__TL_X_MASK 0x7fff #define PA_SC_VPORT_SCISSOR_14_TL__TL_X__SHIFT 0x0 #define PA_SC_VPORT_SCISSOR_14_TL__TL_Y_MASK 0x7fff0000 #define PA_SC_VPORT_SCISSOR_14_TL__TL_Y__SHIFT 0x10 #define PA_SC_VPORT_SCISSOR_14_TL__WINDOW_OFFSET_DISABLE_MASK 0x80000000 #define PA_SC_VPORT_SCISSOR_14_TL__WINDOW_OFFSET_DISABLE__SHIFT 0x1f #define PA_SC_VPORT_SCISSOR_15_TL__TL_X_MASK 0x7fff #define PA_SC_VPORT_SCISSOR_15_TL__TL_X__SHIFT 0x0 #define PA_SC_VPORT_SCISSOR_15_TL__TL_Y_MASK 0x7fff0000 #define PA_SC_VPORT_SCISSOR_15_TL__TL_Y__SHIFT 0x10 #define PA_SC_VPORT_SCISSOR_15_TL__WINDOW_OFFSET_DISABLE_MASK 0x80000000 #define PA_SC_VPORT_SCISSOR_15_TL__WINDOW_OFFSET_DISABLE__SHIFT 0x1f #define PA_SC_VPORT_SCISSOR_0_BR__BR_X_MASK 0x7fff #define PA_SC_VPORT_SCISSOR_0_BR__BR_X__SHIFT 0x0 #define PA_SC_VPORT_SCISSOR_0_BR__BR_Y_MASK 0x7fff0000 #define PA_SC_VPORT_SCISSOR_0_BR__BR_Y__SHIFT 0x10 #define PA_SC_VPORT_SCISSOR_1_BR__BR_X_MASK 0x7fff #define PA_SC_VPORT_SCISSOR_1_BR__BR_X__SHIFT 0x0 #define PA_SC_VPORT_SCISSOR_1_BR__BR_Y_MASK 0x7fff0000 #define PA_SC_VPORT_SCISSOR_1_BR__BR_Y__SHIFT 0x10 #define PA_SC_VPORT_SCISSOR_2_BR__BR_X_MASK 0x7fff #define PA_SC_VPORT_SCISSOR_2_BR__BR_X__SHIFT 0x0 #define PA_SC_VPORT_SCISSOR_2_BR__BR_Y_MASK 0x7fff0000 #define PA_SC_VPORT_SCISSOR_2_BR__BR_Y__SHIFT 0x10 #define PA_SC_VPORT_SCISSOR_3_BR__BR_X_MASK 0x7fff #define PA_SC_VPORT_SCISSOR_3_BR__BR_X__SHIFT 0x0 #define PA_SC_VPORT_SCISSOR_3_BR__BR_Y_MASK 0x7fff0000 #define PA_SC_VPORT_SCISSOR_3_BR__BR_Y__SHIFT 0x10 #define PA_SC_VPORT_SCISSOR_4_BR__BR_X_MASK 0x7fff #define PA_SC_VPORT_SCISSOR_4_BR__BR_X__SHIFT 0x0 #define PA_SC_VPORT_SCISSOR_4_BR__BR_Y_MASK 0x7fff0000 #define PA_SC_VPORT_SCISSOR_4_BR__BR_Y__SHIFT 0x10 #define PA_SC_VPORT_SCISSOR_5_BR__BR_X_MASK 0x7fff #define PA_SC_VPORT_SCISSOR_5_BR__BR_X__SHIFT 0x0 #define PA_SC_VPORT_SCISSOR_5_BR__BR_Y_MASK 0x7fff0000 #define PA_SC_VPORT_SCISSOR_5_BR__BR_Y__SHIFT 0x10 #define PA_SC_VPORT_SCISSOR_6_BR__BR_X_MASK 0x7fff #define PA_SC_VPORT_SCISSOR_6_BR__BR_X__SHIFT 0x0 #define PA_SC_VPORT_SCISSOR_6_BR__BR_Y_MASK 0x7fff0000 #define PA_SC_VPORT_SCISSOR_6_BR__BR_Y__SHIFT 0x10 #define PA_SC_VPORT_SCISSOR_7_BR__BR_X_MASK 0x7fff #define PA_SC_VPORT_SCISSOR_7_BR__BR_X__SHIFT 0x0 #define PA_SC_VPORT_SCISSOR_7_BR__BR_Y_MASK 0x7fff0000 #define PA_SC_VPORT_SCISSOR_7_BR__BR_Y__SHIFT 0x10 #define PA_SC_VPORT_SCISSOR_8_BR__BR_X_MASK 0x7fff #define PA_SC_VPORT_SCISSOR_8_BR__BR_X__SHIFT 0x0 #define PA_SC_VPORT_SCISSOR_8_BR__BR_Y_MASK 0x7fff0000 #define PA_SC_VPORT_SCISSOR_8_BR__BR_Y__SHIFT 0x10 #define PA_SC_VPORT_SCISSOR_9_BR__BR_X_MASK 0x7fff #define PA_SC_VPORT_SCISSOR_9_BR__BR_X__SHIFT 0x0 #define PA_SC_VPORT_SCISSOR_9_BR__BR_Y_MASK 0x7fff0000 #define PA_SC_VPORT_SCISSOR_9_BR__BR_Y__SHIFT 0x10 #define PA_SC_VPORT_SCISSOR_10_BR__BR_X_MASK 0x7fff #define PA_SC_VPORT_SCISSOR_10_BR__BR_X__SHIFT 0x0 #define PA_SC_VPORT_SCISSOR_10_BR__BR_Y_MASK 0x7fff0000 #define PA_SC_VPORT_SCISSOR_10_BR__BR_Y__SHIFT 0x10 #define PA_SC_VPORT_SCISSOR_11_BR__BR_X_MASK 0x7fff #define PA_SC_VPORT_SCISSOR_11_BR__BR_X__SHIFT 0x0 #define PA_SC_VPORT_SCISSOR_11_BR__BR_Y_MASK 0x7fff0000 #define PA_SC_VPORT_SCISSOR_11_BR__BR_Y__SHIFT 0x10 #define PA_SC_VPORT_SCISSOR_12_BR__BR_X_MASK 0x7fff #define PA_SC_VPORT_SCISSOR_12_BR__BR_X__SHIFT 0x0 #define PA_SC_VPORT_SCISSOR_12_BR__BR_Y_MASK 0x7fff0000 #define PA_SC_VPORT_SCISSOR_12_BR__BR_Y__SHIFT 0x10 #define PA_SC_VPORT_SCISSOR_13_BR__BR_X_MASK 0x7fff #define PA_SC_VPORT_SCISSOR_13_BR__BR_X__SHIFT 0x0 #define PA_SC_VPORT_SCISSOR_13_BR__BR_Y_MASK 0x7fff0000 #define PA_SC_VPORT_SCISSOR_13_BR__BR_Y__SHIFT 0x10 #define PA_SC_VPORT_SCISSOR_14_BR__BR_X_MASK 0x7fff #define PA_SC_VPORT_SCISSOR_14_BR__BR_X__SHIFT 0x0 #define PA_SC_VPORT_SCISSOR_14_BR__BR_Y_MASK 0x7fff0000 #define PA_SC_VPORT_SCISSOR_14_BR__BR_Y__SHIFT 0x10 #define PA_SC_VPORT_SCISSOR_15_BR__BR_X_MASK 0x7fff #define PA_SC_VPORT_SCISSOR_15_BR__BR_X__SHIFT 0x0 #define PA_SC_VPORT_SCISSOR_15_BR__BR_Y_MASK 0x7fff0000 #define PA_SC_VPORT_SCISSOR_15_BR__BR_Y__SHIFT 0x10 #define PA_SC_VPORT_ZMIN_0__VPORT_ZMIN_MASK 0xffffffff #define PA_SC_VPORT_ZMIN_0__VPORT_ZMIN__SHIFT 0x0 #define PA_SC_VPORT_ZMIN_1__VPORT_ZMIN_MASK 0xffffffff #define PA_SC_VPORT_ZMIN_1__VPORT_ZMIN__SHIFT 0x0 #define PA_SC_VPORT_ZMIN_2__VPORT_ZMIN_MASK 0xffffffff #define PA_SC_VPORT_ZMIN_2__VPORT_ZMIN__SHIFT 0x0 #define PA_SC_VPORT_ZMIN_3__VPORT_ZMIN_MASK 0xffffffff #define PA_SC_VPORT_ZMIN_3__VPORT_ZMIN__SHIFT 0x0 #define PA_SC_VPORT_ZMIN_4__VPORT_ZMIN_MASK 0xffffffff #define PA_SC_VPORT_ZMIN_4__VPORT_ZMIN__SHIFT 0x0 #define PA_SC_VPORT_ZMIN_5__VPORT_ZMIN_MASK 0xffffffff #define PA_SC_VPORT_ZMIN_5__VPORT_ZMIN__SHIFT 0x0 #define PA_SC_VPORT_ZMIN_6__VPORT_ZMIN_MASK 0xffffffff #define PA_SC_VPORT_ZMIN_6__VPORT_ZMIN__SHIFT 0x0 #define PA_SC_VPORT_ZMIN_7__VPORT_ZMIN_MASK 0xffffffff #define PA_SC_VPORT_ZMIN_7__VPORT_ZMIN__SHIFT 0x0 #define PA_SC_VPORT_ZMIN_8__VPORT_ZMIN_MASK 0xffffffff #define PA_SC_VPORT_ZMIN_8__VPORT_ZMIN__SHIFT 0x0 #define PA_SC_VPORT_ZMIN_9__VPORT_ZMIN_MASK 0xffffffff #define PA_SC_VPORT_ZMIN_9__VPORT_ZMIN__SHIFT 0x0 #define PA_SC_VPORT_ZMIN_10__VPORT_ZMIN_MASK 0xffffffff #define PA_SC_VPORT_ZMIN_10__VPORT_ZMIN__SHIFT 0x0 #define PA_SC_VPORT_ZMIN_11__VPORT_ZMIN_MASK 0xffffffff #define PA_SC_VPORT_ZMIN_11__VPORT_ZMIN__SHIFT 0x0 #define PA_SC_VPORT_ZMIN_12__VPORT_ZMIN_MASK 0xffffffff #define PA_SC_VPORT_ZMIN_12__VPORT_ZMIN__SHIFT 0x0 #define PA_SC_VPORT_ZMIN_13__VPORT_ZMIN_MASK 0xffffffff #define PA_SC_VPORT_ZMIN_13__VPORT_ZMIN__SHIFT 0x0 #define PA_SC_VPORT_ZMIN_14__VPORT_ZMIN_MASK 0xffffffff #define PA_SC_VPORT_ZMIN_14__VPORT_ZMIN__SHIFT 0x0 #define PA_SC_VPORT_ZMIN_15__VPORT_ZMIN_MASK 0xffffffff #define PA_SC_VPORT_ZMIN_15__VPORT_ZMIN__SHIFT 0x0 #define PA_SC_VPORT_ZMAX_0__VPORT_ZMAX_MASK 0xffffffff #define PA_SC_VPORT_ZMAX_0__VPORT_ZMAX__SHIFT 0x0 #define PA_SC_VPORT_ZMAX_1__VPORT_ZMAX_MASK 0xffffffff #define PA_SC_VPORT_ZMAX_1__VPORT_ZMAX__SHIFT 0x0 #define PA_SC_VPORT_ZMAX_2__VPORT_ZMAX_MASK 0xffffffff #define PA_SC_VPORT_ZMAX_2__VPORT_ZMAX__SHIFT 0x0 #define PA_SC_VPORT_ZMAX_3__VPORT_ZMAX_MASK 0xffffffff #define PA_SC_VPORT_ZMAX_3__VPORT_ZMAX__SHIFT 0x0 #define PA_SC_VPORT_ZMAX_4__VPORT_ZMAX_MASK 0xffffffff #define PA_SC_VPORT_ZMAX_4__VPORT_ZMAX__SHIFT 0x0 #define PA_SC_VPORT_ZMAX_5__VPORT_ZMAX_MASK 0xffffffff #define PA_SC_VPORT_ZMAX_5__VPORT_ZMAX__SHIFT 0x0 #define PA_SC_VPORT_ZMAX_6__VPORT_ZMAX_MASK 0xffffffff #define PA_SC_VPORT_ZMAX_6__VPORT_ZMAX__SHIFT 0x0 #define PA_SC_VPORT_ZMAX_7__VPORT_ZMAX_MASK 0xffffffff #define PA_SC_VPORT_ZMAX_7__VPORT_ZMAX__SHIFT 0x0 #define PA_SC_VPORT_ZMAX_8__VPORT_ZMAX_MASK 0xffffffff #define PA_SC_VPORT_ZMAX_8__VPORT_ZMAX__SHIFT 0x0 #define PA_SC_VPORT_ZMAX_9__VPORT_ZMAX_MASK 0xffffffff #define PA_SC_VPORT_ZMAX_9__VPORT_ZMAX__SHIFT 0x0 #define PA_SC_VPORT_ZMAX_10__VPORT_ZMAX_MASK 0xffffffff #define PA_SC_VPORT_ZMAX_10__VPORT_ZMAX__SHIFT 0x0 #define PA_SC_VPORT_ZMAX_11__VPORT_ZMAX_MASK 0xffffffff #define PA_SC_VPORT_ZMAX_11__VPORT_ZMAX__SHIFT 0x0 #define PA_SC_VPORT_ZMAX_12__VPORT_ZMAX_MASK 0xffffffff #define PA_SC_VPORT_ZMAX_12__VPORT_ZMAX__SHIFT 0x0 #define PA_SC_VPORT_ZMAX_13__VPORT_ZMAX_MASK 0xffffffff #define PA_SC_VPORT_ZMAX_13__VPORT_ZMAX__SHIFT 0x0 #define PA_SC_VPORT_ZMAX_14__VPORT_ZMAX_MASK 0xffffffff #define PA_SC_VPORT_ZMAX_14__VPORT_ZMAX__SHIFT 0x0 #define PA_SC_VPORT_ZMAX_15__VPORT_ZMAX_MASK 0xffffffff #define PA_SC_VPORT_ZMAX_15__VPORT_ZMAX__SHIFT 0x0 #define PA_SC_ENHANCE__ENABLE_PA_SC_OUT_OF_ORDER_MASK 0x1 #define PA_SC_ENHANCE__ENABLE_PA_SC_OUT_OF_ORDER__SHIFT 0x0 #define PA_SC_ENHANCE__DISABLE_SC_DB_TILE_FIX_MASK 0x2 #define PA_SC_ENHANCE__DISABLE_SC_DB_TILE_FIX__SHIFT 0x1 #define PA_SC_ENHANCE__DISABLE_AA_MASK_FULL_FIX_MASK 0x4 #define PA_SC_ENHANCE__DISABLE_AA_MASK_FULL_FIX__SHIFT 0x2 #define PA_SC_ENHANCE__ENABLE_1XMSAA_SAMPLE_LOCATIONS_MASK 0x8 #define PA_SC_ENHANCE__ENABLE_1XMSAA_SAMPLE_LOCATIONS__SHIFT 0x3 #define PA_SC_ENHANCE__ENABLE_1XMSAA_SAMPLE_LOC_CENTROID_MASK 0x10 #define PA_SC_ENHANCE__ENABLE_1XMSAA_SAMPLE_LOC_CENTROID__SHIFT 0x4 #define PA_SC_ENHANCE__DISABLE_SCISSOR_FIX_MASK 0x20 #define PA_SC_ENHANCE__DISABLE_SCISSOR_FIX__SHIFT 0x5 #define PA_SC_ENHANCE__DISABLE_PW_BUBBLE_COLLAPSE_MASK 0xc0 #define PA_SC_ENHANCE__DISABLE_PW_BUBBLE_COLLAPSE__SHIFT 0x6 #define PA_SC_ENHANCE__SEND_UNLIT_STILES_TO_PACKER_MASK 0x100 #define PA_SC_ENHANCE__SEND_UNLIT_STILES_TO_PACKER__SHIFT 0x8 #define PA_SC_ENHANCE__DISABLE_DUALGRAD_PERF_OPTIMIZATION_MASK 0x200 #define PA_SC_ENHANCE__DISABLE_DUALGRAD_PERF_OPTIMIZATION__SHIFT 0x9 #define PA_SC_ENHANCE__DISABLE_SC_PROCESS_RESET_PRIM_MASK 0x400 #define PA_SC_ENHANCE__DISABLE_SC_PROCESS_RESET_PRIM__SHIFT 0xa #define PA_SC_ENHANCE__DISABLE_SC_PROCESS_RESET_SUPERTILE_MASK 0x800 #define PA_SC_ENHANCE__DISABLE_SC_PROCESS_RESET_SUPERTILE__SHIFT 0xb #define PA_SC_ENHANCE__DISABLE_SC_PROCESS_RESET_TILE_MASK 0x1000 #define PA_SC_ENHANCE__DISABLE_SC_PROCESS_RESET_TILE__SHIFT 0xc #define PA_SC_ENHANCE__DISABLE_PA_SC_GUIDANCE_MASK 0x2000 #define PA_SC_ENHANCE__DISABLE_PA_SC_GUIDANCE__SHIFT 0xd #define PA_SC_ENHANCE__DISABLE_EOV_ALL_CTRL_ONLY_COMBINATIONS_MASK 0x4000 #define PA_SC_ENHANCE__DISABLE_EOV_ALL_CTRL_ONLY_COMBINATIONS__SHIFT 0xe #define PA_SC_ENHANCE__ENABLE_MULTICYCLE_BUBBLE_FREEZE_MASK 0x8000 #define PA_SC_ENHANCE__ENABLE_MULTICYCLE_BUBBLE_FREEZE__SHIFT 0xf #define PA_SC_ENHANCE__DISABLE_OUT_OF_ORDER_PA_SC_GUIDANCE_MASK 0x10000 #define PA_SC_ENHANCE__DISABLE_OUT_OF_ORDER_PA_SC_GUIDANCE__SHIFT 0x10 #define PA_SC_ENHANCE__ENABLE_OUT_OF_ORDER_POLY_MODE_MASK 0x20000 #define PA_SC_ENHANCE__ENABLE_OUT_OF_ORDER_POLY_MODE__SHIFT 0x11 #define PA_SC_ENHANCE__DISABLE_OUT_OF_ORDER_EOP_SYNC_NULL_PRIMS_LAST_MASK 0x40000 #define PA_SC_ENHANCE__DISABLE_OUT_OF_ORDER_EOP_SYNC_NULL_PRIMS_LAST__SHIFT 0x12 #define PA_SC_ENHANCE__DISABLE_OUT_OF_ORDER_THRESHOLD_SWITCHING_MASK 0x80000 #define PA_SC_ENHANCE__DISABLE_OUT_OF_ORDER_THRESHOLD_SWITCHING__SHIFT 0x13 #define PA_SC_ENHANCE__ENABLE_OUT_OF_ORDER_THRESHOLD_SWITCH_AT_EOPG_ONLY_MASK 0x100000 #define PA_SC_ENHANCE__ENABLE_OUT_OF_ORDER_THRESHOLD_SWITCH_AT_EOPG_ONLY__SHIFT 0x14 #define PA_SC_ENHANCE__DISABLE_OUT_OF_ORDER_DESIRED_FIFO_EMPTY_SWITCHING_MASK 0x200000 #define PA_SC_ENHANCE__DISABLE_OUT_OF_ORDER_DESIRED_FIFO_EMPTY_SWITCHING__SHIFT 0x15 #define PA_SC_ENHANCE__DISABLE_OUT_OF_ORDER_SELECTED_FIFO_EMPTY_SWITCHING_MASK 0x400000 #define PA_SC_ENHANCE__DISABLE_OUT_OF_ORDER_SELECTED_FIFO_EMPTY_SWITCHING__SHIFT 0x16 #define PA_SC_ENHANCE__DISABLE_OUT_OF_ORDER_EMPTY_SWITCHING_HYSTERYSIS_MASK 0x800000 #define PA_SC_ENHANCE__DISABLE_OUT_OF_ORDER_EMPTY_SWITCHING_HYSTERYSIS__SHIFT 0x17 #define PA_SC_ENHANCE__ENABLE_OUT_OF_ORDER_DESIRED_FIFO_IS_NEXT_FEID_MASK 0x1000000 #define PA_SC_ENHANCE__ENABLE_OUT_OF_ORDER_DESIRED_FIFO_IS_NEXT_FEID__SHIFT 0x18 #define PA_SC_ENHANCE__DISABLE_OOO_NO_EOPG_SKEW_DESIRED_FIFO_IS_CURRENT_FIFO_MASK 0x2000000 #define PA_SC_ENHANCE__DISABLE_OOO_NO_EOPG_SKEW_DESIRED_FIFO_IS_CURRENT_FIFO__SHIFT 0x19 #define PA_SC_ENHANCE__OOO_DISABLE_EOP_ON_FIRST_LIVE_PRIM_HIT_MASK 0x4000000 #define PA_SC_ENHANCE__OOO_DISABLE_EOP_ON_FIRST_LIVE_PRIM_HIT__SHIFT 0x1a #define PA_SC_ENHANCE__OOO_DISABLE_EOPG_SKEW_THRESHOLD_SWITCHING_MASK 0x8000000 #define PA_SC_ENHANCE__OOO_DISABLE_EOPG_SKEW_THRESHOLD_SWITCHING__SHIFT 0x1b #define PA_SC_ENHANCE__DISABLE_EOP_LINE_STIPPLE_RESET_MASK 0x10000000 #define PA_SC_ENHANCE__DISABLE_EOP_LINE_STIPPLE_RESET__SHIFT 0x1c #define PA_SC_ENHANCE__DISABLE_VPZ_EOP_LINE_STIPPLE_RESET_MASK 0x20000000 #define PA_SC_ENHANCE__DISABLE_VPZ_EOP_LINE_STIPPLE_RESET__SHIFT 0x1d #define PA_SC_ENHANCE__ECO_SPARE1_MASK 0x40000000 #define PA_SC_ENHANCE__ECO_SPARE1__SHIFT 0x1e #define PA_SC_ENHANCE__ECO_SPARE0_MASK 0x80000000 #define PA_SC_ENHANCE__ECO_SPARE0__SHIFT 0x1f #define PA_SC_FIFO_SIZE__SC_FRONTEND_PRIM_FIFO_SIZE_MASK 0x3f #define PA_SC_FIFO_SIZE__SC_FRONTEND_PRIM_FIFO_SIZE__SHIFT 0x0 #define PA_SC_FIFO_SIZE__SC_BACKEND_PRIM_FIFO_SIZE_MASK 0x7fc0 #define PA_SC_FIFO_SIZE__SC_BACKEND_PRIM_FIFO_SIZE__SHIFT 0x6 #define PA_SC_FIFO_SIZE__SC_HIZ_TILE_FIFO_SIZE_MASK 0x1f8000 #define PA_SC_FIFO_SIZE__SC_HIZ_TILE_FIFO_SIZE__SHIFT 0xf #define PA_SC_FIFO_SIZE__SC_EARLYZ_TILE_FIFO_SIZE_MASK 0xff800000 #define PA_SC_FIFO_SIZE__SC_EARLYZ_TILE_FIFO_SIZE__SHIFT 0x17 #define PA_SC_IF_FIFO_SIZE__SC_DB_TILE_IF_FIFO_SIZE_MASK 0x3f #define PA_SC_IF_FIFO_SIZE__SC_DB_TILE_IF_FIFO_SIZE__SHIFT 0x0 #define PA_SC_IF_FIFO_SIZE__SC_DB_QUAD_IF_FIFO_SIZE_MASK 0xfc0 #define PA_SC_IF_FIFO_SIZE__SC_DB_QUAD_IF_FIFO_SIZE__SHIFT 0x6 #define PA_SC_IF_FIFO_SIZE__SC_SPI_IF_FIFO_SIZE_MASK 0x3f000 #define PA_SC_IF_FIFO_SIZE__SC_SPI_IF_FIFO_SIZE__SHIFT 0xc #define PA_SC_IF_FIFO_SIZE__SC_BCI_IF_FIFO_SIZE_MASK 0xfc0000 #define PA_SC_IF_FIFO_SIZE__SC_BCI_IF_FIFO_SIZE__SHIFT 0x12 #define PA_SC_FORCE_EOV_MAX_CNTS__FORCE_EOV_MAX_CLK_CNT_MASK 0xffff #define PA_SC_FORCE_EOV_MAX_CNTS__FORCE_EOV_MAX_CLK_CNT__SHIFT 0x0 #define PA_SC_FORCE_EOV_MAX_CNTS__FORCE_EOV_MAX_REZ_CNT_MASK 0xffff0000 #define PA_SC_FORCE_EOV_MAX_CNTS__FORCE_EOV_MAX_REZ_CNT__SHIFT 0x10 #define PA_SC_LINE_STIPPLE_STATE__CURRENT_PTR_MASK 0xf #define PA_SC_LINE_STIPPLE_STATE__CURRENT_PTR__SHIFT 0x0 #define PA_SC_LINE_STIPPLE_STATE__CURRENT_COUNT_MASK 0xff00 #define PA_SC_LINE_STIPPLE_STATE__CURRENT_COUNT__SHIFT 0x8 #define PA_SC_SCREEN_EXTENT_MIN_0__X_MASK 0xffff #define PA_SC_SCREEN_EXTENT_MIN_0__X__SHIFT 0x0 #define PA_SC_SCREEN_EXTENT_MIN_0__Y_MASK 0xffff0000 #define PA_SC_SCREEN_EXTENT_MIN_0__Y__SHIFT 0x10 #define PA_SC_SCREEN_EXTENT_MAX_0__X_MASK 0xffff #define PA_SC_SCREEN_EXTENT_MAX_0__X__SHIFT 0x0 #define PA_SC_SCREEN_EXTENT_MAX_0__Y_MASK 0xffff0000 #define PA_SC_SCREEN_EXTENT_MAX_0__Y__SHIFT 0x10 #define PA_SC_SCREEN_EXTENT_MIN_1__X_MASK 0xffff #define PA_SC_SCREEN_EXTENT_MIN_1__X__SHIFT 0x0 #define PA_SC_SCREEN_EXTENT_MIN_1__Y_MASK 0xffff0000 #define PA_SC_SCREEN_EXTENT_MIN_1__Y__SHIFT 0x10 #define PA_SC_SCREEN_EXTENT_MAX_1__X_MASK 0xffff #define PA_SC_SCREEN_EXTENT_MAX_1__X__SHIFT 0x0 #define PA_SC_SCREEN_EXTENT_MAX_1__Y_MASK 0xffff0000 #define PA_SC_SCREEN_EXTENT_MAX_1__Y__SHIFT 0x10 #define PA_SC_PERFCOUNTER0_SELECT__PERF_SEL_MASK 0x3ff #define PA_SC_PERFCOUNTER0_SELECT__PERF_SEL__SHIFT 0x0 #define PA_SC_PERFCOUNTER0_SELECT__PERF_SEL1_MASK 0xffc00 #define PA_SC_PERFCOUNTER0_SELECT__PERF_SEL1__SHIFT 0xa #define PA_SC_PERFCOUNTER0_SELECT__CNTR_MODE_MASK 0xf00000 #define PA_SC_PERFCOUNTER0_SELECT__CNTR_MODE__SHIFT 0x14 #define PA_SC_PERFCOUNTER0_SELECT1__PERF_SEL2_MASK 0x3ff #define PA_SC_PERFCOUNTER0_SELECT1__PERF_SEL2__SHIFT 0x0 #define PA_SC_PERFCOUNTER0_SELECT1__PERF_SEL3_MASK 0xffc00 #define PA_SC_PERFCOUNTER0_SELECT1__PERF_SEL3__SHIFT 0xa #define PA_SC_PERFCOUNTER1_SELECT__PERF_SEL_MASK 0x3ff #define PA_SC_PERFCOUNTER1_SELECT__PERF_SEL__SHIFT 0x0 #define PA_SC_PERFCOUNTER2_SELECT__PERF_SEL_MASK 0x3ff #define PA_SC_PERFCOUNTER2_SELECT__PERF_SEL__SHIFT 0x0 #define PA_SC_PERFCOUNTER3_SELECT__PERF_SEL_MASK 0x3ff #define PA_SC_PERFCOUNTER3_SELECT__PERF_SEL__SHIFT 0x0 #define PA_SC_PERFCOUNTER4_SELECT__PERF_SEL_MASK 0x3ff #define PA_SC_PERFCOUNTER4_SELECT__PERF_SEL__SHIFT 0x0 #define PA_SC_PERFCOUNTER5_SELECT__PERF_SEL_MASK 0x3ff #define PA_SC_PERFCOUNTER5_SELECT__PERF_SEL__SHIFT 0x0 #define PA_SC_PERFCOUNTER6_SELECT__PERF_SEL_MASK 0x3ff #define PA_SC_PERFCOUNTER6_SELECT__PERF_SEL__SHIFT 0x0 #define PA_SC_PERFCOUNTER7_SELECT__PERF_SEL_MASK 0x3ff #define PA_SC_PERFCOUNTER7_SELECT__PERF_SEL__SHIFT 0x0 #define PA_SC_PERFCOUNTER0_LO__PERFCOUNTER_LO_MASK 0xffffffff #define PA_SC_PERFCOUNTER0_LO__PERFCOUNTER_LO__SHIFT 0x0 #define PA_SC_PERFCOUNTER0_HI__PERFCOUNTER_HI_MASK 0xffffffff #define PA_SC_PERFCOUNTER0_HI__PERFCOUNTER_HI__SHIFT 0x0 #define PA_SC_PERFCOUNTER1_LO__PERFCOUNTER_LO_MASK 0xffffffff #define PA_SC_PERFCOUNTER1_LO__PERFCOUNTER_LO__SHIFT 0x0 #define PA_SC_PERFCOUNTER1_HI__PERFCOUNTER_HI_MASK 0xffffffff #define PA_SC_PERFCOUNTER1_HI__PERFCOUNTER_HI__SHIFT 0x0 #define PA_SC_PERFCOUNTER2_LO__PERFCOUNTER_LO_MASK 0xffffffff #define PA_SC_PERFCOUNTER2_LO__PERFCOUNTER_LO__SHIFT 0x0 #define PA_SC_PERFCOUNTER2_HI__PERFCOUNTER_HI_MASK 0xffffffff #define PA_SC_PERFCOUNTER2_HI__PERFCOUNTER_HI__SHIFT 0x0 #define PA_SC_PERFCOUNTER3_LO__PERFCOUNTER_LO_MASK 0xffffffff #define PA_SC_PERFCOUNTER3_LO__PERFCOUNTER_LO__SHIFT 0x0 #define PA_SC_PERFCOUNTER3_HI__PERFCOUNTER_HI_MASK 0xffffffff #define PA_SC_PERFCOUNTER3_HI__PERFCOUNTER_HI__SHIFT 0x0 #define PA_SC_PERFCOUNTER4_LO__PERFCOUNTER_LO_MASK 0xffffffff #define PA_SC_PERFCOUNTER4_LO__PERFCOUNTER_LO__SHIFT 0x0 #define PA_SC_PERFCOUNTER4_HI__PERFCOUNTER_HI_MASK 0xffffffff #define PA_SC_PERFCOUNTER4_HI__PERFCOUNTER_HI__SHIFT 0x0 #define PA_SC_PERFCOUNTER5_LO__PERFCOUNTER_LO_MASK 0xffffffff #define PA_SC_PERFCOUNTER5_LO__PERFCOUNTER_LO__SHIFT 0x0 #define PA_SC_PERFCOUNTER5_HI__PERFCOUNTER_HI_MASK 0xffffffff #define PA_SC_PERFCOUNTER5_HI__PERFCOUNTER_HI__SHIFT 0x0 #define PA_SC_PERFCOUNTER6_LO__PERFCOUNTER_LO_MASK 0xffffffff #define PA_SC_PERFCOUNTER6_LO__PERFCOUNTER_LO__SHIFT 0x0 #define PA_SC_PERFCOUNTER6_HI__PERFCOUNTER_HI_MASK 0xffffffff #define PA_SC_PERFCOUNTER6_HI__PERFCOUNTER_HI__SHIFT 0x0 #define PA_SC_PERFCOUNTER7_LO__PERFCOUNTER_LO_MASK 0xffffffff #define PA_SC_PERFCOUNTER7_LO__PERFCOUNTER_LO__SHIFT 0x0 #define PA_SC_PERFCOUNTER7_HI__PERFCOUNTER_HI_MASK 0xffffffff #define PA_SC_PERFCOUNTER7_HI__PERFCOUNTER_HI__SHIFT 0x0 #define PA_SC_P3D_TRAP_SCREEN_HV_EN__ENABLE_HV_PRE_SHADER_MASK 0x1 #define PA_SC_P3D_TRAP_SCREEN_HV_EN__ENABLE_HV_PRE_SHADER__SHIFT 0x0 #define PA_SC_P3D_TRAP_SCREEN_HV_EN__FORCE_PRE_SHADER_ALL_PIXELS_MASK 0x2 #define PA_SC_P3D_TRAP_SCREEN_HV_EN__FORCE_PRE_SHADER_ALL_PIXELS__SHIFT 0x1 #define PA_SC_P3D_TRAP_SCREEN_H__X_COORD_MASK 0x3fff #define PA_SC_P3D_TRAP_SCREEN_H__X_COORD__SHIFT 0x0 #define PA_SC_P3D_TRAP_SCREEN_V__Y_COORD_MASK 0x3fff #define PA_SC_P3D_TRAP_SCREEN_V__Y_COORD__SHIFT 0x0 #define PA_SC_P3D_TRAP_SCREEN_OCCURRENCE__COUNT_MASK 0xffff #define PA_SC_P3D_TRAP_SCREEN_OCCURRENCE__COUNT__SHIFT 0x0 #define PA_SC_P3D_TRAP_SCREEN_COUNT__COUNT_MASK 0xffff #define PA_SC_P3D_TRAP_SCREEN_COUNT__COUNT__SHIFT 0x0 #define PA_SC_HP3D_TRAP_SCREEN_HV_EN__ENABLE_HV_PRE_SHADER_MASK 0x1 #define PA_SC_HP3D_TRAP_SCREEN_HV_EN__ENABLE_HV_PRE_SHADER__SHIFT 0x0 #define PA_SC_HP3D_TRAP_SCREEN_HV_EN__FORCE_PRE_SHADER_ALL_PIXELS_MASK 0x2 #define PA_SC_HP3D_TRAP_SCREEN_HV_EN__FORCE_PRE_SHADER_ALL_PIXELS__SHIFT 0x1 #define PA_SC_HP3D_TRAP_SCREEN_H__X_COORD_MASK 0x3fff #define PA_SC_HP3D_TRAP_SCREEN_H__X_COORD__SHIFT 0x0 #define PA_SC_HP3D_TRAP_SCREEN_V__Y_COORD_MASK 0x3fff #define PA_SC_HP3D_TRAP_SCREEN_V__Y_COORD__SHIFT 0x0 #define PA_SC_HP3D_TRAP_SCREEN_OCCURRENCE__COUNT_MASK 0xffff #define PA_SC_HP3D_TRAP_SCREEN_OCCURRENCE__COUNT__SHIFT 0x0 #define PA_SC_HP3D_TRAP_SCREEN_COUNT__COUNT_MASK 0xffff #define PA_SC_HP3D_TRAP_SCREEN_COUNT__COUNT__SHIFT 0x0 #define PA_SC_TRAP_SCREEN_HV_EN__ENABLE_HV_PRE_SHADER_MASK 0x1 #define PA_SC_TRAP_SCREEN_HV_EN__ENABLE_HV_PRE_SHADER__SHIFT 0x0 #define PA_SC_TRAP_SCREEN_HV_EN__FORCE_PRE_SHADER_ALL_PIXELS_MASK 0x2 #define PA_SC_TRAP_SCREEN_HV_EN__FORCE_PRE_SHADER_ALL_PIXELS__SHIFT 0x1 #define PA_SC_TRAP_SCREEN_H__X_COORD_MASK 0x3fff #define PA_SC_TRAP_SCREEN_H__X_COORD__SHIFT 0x0 #define PA_SC_TRAP_SCREEN_V__Y_COORD_MASK 0x3fff #define PA_SC_TRAP_SCREEN_V__Y_COORD__SHIFT 0x0 #define PA_SC_TRAP_SCREEN_OCCURRENCE__COUNT_MASK 0xffff #define PA_SC_TRAP_SCREEN_OCCURRENCE__COUNT__SHIFT 0x0 #define PA_SC_TRAP_SCREEN_COUNT__COUNT_MASK 0xffff #define PA_SC_TRAP_SCREEN_COUNT__COUNT__SHIFT 0x0 #define PA_SC_P3D_TRAP_SCREEN_HV_LOCK__DISABLE_NON_PRIV_WRITES_MASK 0x1 #define PA_SC_P3D_TRAP_SCREEN_HV_LOCK__DISABLE_NON_PRIV_WRITES__SHIFT 0x0 #define PA_SC_HP3D_TRAP_SCREEN_HV_LOCK__DISABLE_NON_PRIV_WRITES_MASK 0x1 #define PA_SC_HP3D_TRAP_SCREEN_HV_LOCK__DISABLE_NON_PRIV_WRITES__SHIFT 0x0 #define PA_SC_TRAP_SCREEN_HV_LOCK__DISABLE_NON_PRIV_WRITES_MASK 0x1 #define PA_SC_TRAP_SCREEN_HV_LOCK__DISABLE_NON_PRIV_WRITES__SHIFT 0x0 #define PA_CL_CNTL_STATUS__CL_BUSY_MASK 0x80000000 #define PA_CL_CNTL_STATUS__CL_BUSY__SHIFT 0x1f #define PA_SU_CNTL_STATUS__SU_BUSY_MASK 0x80000000 #define PA_SU_CNTL_STATUS__SU_BUSY__SHIFT 0x1f #define PA_SC_FIFO_DEPTH_CNTL__DEPTH_MASK 0x3ff #define PA_SC_FIFO_DEPTH_CNTL__DEPTH__SHIFT 0x0 #define CGTT_PA_CLK_CTRL__ON_DELAY_MASK 0xf #define CGTT_PA_CLK_CTRL__ON_DELAY__SHIFT 0x0 #define CGTT_PA_CLK_CTRL__OFF_HYSTERESIS_MASK 0xff0 #define CGTT_PA_CLK_CTRL__OFF_HYSTERESIS__SHIFT 0x4 #define CGTT_PA_CLK_CTRL__SOFT_OVERRIDE7_MASK 0x1000000 #define CGTT_PA_CLK_CTRL__SOFT_OVERRIDE7__SHIFT 0x18 #define CGTT_PA_CLK_CTRL__SOFT_OVERRIDE6_MASK 0x2000000 #define CGTT_PA_CLK_CTRL__SOFT_OVERRIDE6__SHIFT 0x19 #define CGTT_PA_CLK_CTRL__SOFT_OVERRIDE5_MASK 0x4000000 #define CGTT_PA_CLK_CTRL__SOFT_OVERRIDE5__SHIFT 0x1a #define CGTT_PA_CLK_CTRL__SOFT_OVERRIDE4_MASK 0x8000000 #define CGTT_PA_CLK_CTRL__SOFT_OVERRIDE4__SHIFT 0x1b #define CGTT_PA_CLK_CTRL__SOFT_OVERRIDE3_MASK 0x10000000 #define CGTT_PA_CLK_CTRL__SOFT_OVERRIDE3__SHIFT 0x1c #define CGTT_PA_CLK_CTRL__SU_CLK_OVERRIDE_MASK 0x20000000 #define CGTT_PA_CLK_CTRL__SU_CLK_OVERRIDE__SHIFT 0x1d #define CGTT_PA_CLK_CTRL__CL_CLK_OVERRIDE_MASK 0x40000000 #define CGTT_PA_CLK_CTRL__CL_CLK_OVERRIDE__SHIFT 0x1e #define CGTT_PA_CLK_CTRL__REG_CLK_OVERRIDE_MASK 0x80000000 #define CGTT_PA_CLK_CTRL__REG_CLK_OVERRIDE__SHIFT 0x1f #define CGTT_SC_CLK_CTRL__ON_DELAY_MASK 0xf #define CGTT_SC_CLK_CTRL__ON_DELAY__SHIFT 0x0 #define CGTT_SC_CLK_CTRL__OFF_HYSTERESIS_MASK 0xff0 #define CGTT_SC_CLK_CTRL__OFF_HYSTERESIS__SHIFT 0x4 #define CGTT_SC_CLK_CTRL__SOFT_OVERRIDE7_MASK 0x1000000 #define CGTT_SC_CLK_CTRL__SOFT_OVERRIDE7__SHIFT 0x18 #define CGTT_SC_CLK_CTRL__SOFT_OVERRIDE6_MASK 0x2000000 #define CGTT_SC_CLK_CTRL__SOFT_OVERRIDE6__SHIFT 0x19 #define CGTT_SC_CLK_CTRL__SOFT_OVERRIDE5_MASK 0x4000000 #define CGTT_SC_CLK_CTRL__SOFT_OVERRIDE5__SHIFT 0x1a #define CGTT_SC_CLK_CTRL__SOFT_OVERRIDE4_MASK 0x8000000 #define CGTT_SC_CLK_CTRL__SOFT_OVERRIDE4__SHIFT 0x1b #define CGTT_SC_CLK_CTRL__SOFT_OVERRIDE3_MASK 0x10000000 #define CGTT_SC_CLK_CTRL__SOFT_OVERRIDE3__SHIFT 0x1c #define CGTT_SC_CLK_CTRL__SOFT_OVERRIDE2_MASK 0x20000000 #define CGTT_SC_CLK_CTRL__SOFT_OVERRIDE2__SHIFT 0x1d #define CGTT_SC_CLK_CTRL__SOFT_OVERRIDE1_MASK 0x40000000 #define CGTT_SC_CLK_CTRL__SOFT_OVERRIDE1__SHIFT 0x1e #define CGTT_SC_CLK_CTRL__SOFT_OVERRIDE0_MASK 0x80000000 #define CGTT_SC_CLK_CTRL__SOFT_OVERRIDE0__SHIFT 0x1f #define PA_SU_DEBUG_CNTL__SU_DEBUG_INDX_MASK 0x1f #define PA_SU_DEBUG_CNTL__SU_DEBUG_INDX__SHIFT 0x0 #define PA_SU_DEBUG_DATA__DATA_MASK 0xffffffff #define PA_SU_DEBUG_DATA__DATA__SHIFT 0x0 #define PA_SC_DEBUG_CNTL__SC_DEBUG_INDX_MASK 0x3f #define PA_SC_DEBUG_CNTL__SC_DEBUG_INDX__SHIFT 0x0 #define PA_SC_DEBUG_DATA__DATA_MASK 0xffffffff #define PA_SC_DEBUG_DATA__DATA__SHIFT 0x0 #define CLIPPER_DEBUG_REG00__ALWAYS_ZERO_MASK 0xff #define CLIPPER_DEBUG_REG00__ALWAYS_ZERO__SHIFT 0x0 #define CLIPPER_DEBUG_REG00__clip_ga_bc_fifo_write_MASK 0x100 #define CLIPPER_DEBUG_REG00__clip_ga_bc_fifo_write__SHIFT 0x8 #define CLIPPER_DEBUG_REG00__su_clip_baryc_free_MASK 0x600 #define CLIPPER_DEBUG_REG00__su_clip_baryc_free__SHIFT 0x9 #define CLIPPER_DEBUG_REG00__clip_to_ga_fifo_write_MASK 0x800 #define CLIPPER_DEBUG_REG00__clip_to_ga_fifo_write__SHIFT 0xb #define CLIPPER_DEBUG_REG00__clip_to_ga_fifo_full_MASK 0x1000 #define CLIPPER_DEBUG_REG00__clip_to_ga_fifo_full__SHIFT 0xc #define CLIPPER_DEBUG_REG00__primic_to_clprim_fifo_empty_MASK 0x2000 #define CLIPPER_DEBUG_REG00__primic_to_clprim_fifo_empty__SHIFT 0xd #define CLIPPER_DEBUG_REG00__primic_to_clprim_fifo_full_MASK 0x4000 #define CLIPPER_DEBUG_REG00__primic_to_clprim_fifo_full__SHIFT 0xe #define CLIPPER_DEBUG_REG00__clip_to_outsm_fifo_empty_MASK 0x8000 #define CLIPPER_DEBUG_REG00__clip_to_outsm_fifo_empty__SHIFT 0xf #define CLIPPER_DEBUG_REG00__clip_to_outsm_fifo_full_MASK 0x10000 #define CLIPPER_DEBUG_REG00__clip_to_outsm_fifo_full__SHIFT 0x10 #define CLIPPER_DEBUG_REG00__vgt_to_clipp_fifo_empty_MASK 0x20000 #define CLIPPER_DEBUG_REG00__vgt_to_clipp_fifo_empty__SHIFT 0x11 #define CLIPPER_DEBUG_REG00__vgt_to_clipp_fifo_full_MASK 0x40000 #define CLIPPER_DEBUG_REG00__vgt_to_clipp_fifo_full__SHIFT 0x12 #define CLIPPER_DEBUG_REG00__vgt_to_clips_fifo_empty_MASK 0x80000 #define CLIPPER_DEBUG_REG00__vgt_to_clips_fifo_empty__SHIFT 0x13 #define CLIPPER_DEBUG_REG00__vgt_to_clips_fifo_full_MASK 0x100000 #define CLIPPER_DEBUG_REG00__vgt_to_clips_fifo_full__SHIFT 0x14 #define CLIPPER_DEBUG_REG00__clipcode_fifo_fifo_empty_MASK 0x200000 #define CLIPPER_DEBUG_REG00__clipcode_fifo_fifo_empty__SHIFT 0x15 #define CLIPPER_DEBUG_REG00__clipcode_fifo_full_MASK 0x400000 #define CLIPPER_DEBUG_REG00__clipcode_fifo_full__SHIFT 0x16 #define CLIPPER_DEBUG_REG00__vte_out_clip_fifo_fifo_empty_MASK 0x800000 #define CLIPPER_DEBUG_REG00__vte_out_clip_fifo_fifo_empty__SHIFT 0x17 #define CLIPPER_DEBUG_REG00__vte_out_clip_fifo_fifo_full_MASK 0x1000000 #define CLIPPER_DEBUG_REG00__vte_out_clip_fifo_fifo_full__SHIFT 0x18 #define CLIPPER_DEBUG_REG00__vte_out_orig_fifo_fifo_empty_MASK 0x2000000 #define CLIPPER_DEBUG_REG00__vte_out_orig_fifo_fifo_empty__SHIFT 0x19 #define CLIPPER_DEBUG_REG00__vte_out_orig_fifo_fifo_full_MASK 0x4000000 #define CLIPPER_DEBUG_REG00__vte_out_orig_fifo_fifo_full__SHIFT 0x1a #define CLIPPER_DEBUG_REG00__ccgen_to_clipcc_fifo_empty_MASK 0x8000000 #define CLIPPER_DEBUG_REG00__ccgen_to_clipcc_fifo_empty__SHIFT 0x1b #define CLIPPER_DEBUG_REG00__ccgen_to_clipcc_fifo_full_MASK 0x10000000 #define CLIPPER_DEBUG_REG00__ccgen_to_clipcc_fifo_full__SHIFT 0x1c #define CLIPPER_DEBUG_REG00__clip_to_outsm_fifo_write_MASK 0x20000000 #define CLIPPER_DEBUG_REG00__clip_to_outsm_fifo_write__SHIFT 0x1d #define CLIPPER_DEBUG_REG00__vte_out_orig_fifo_fifo_write_MASK 0x40000000 #define CLIPPER_DEBUG_REG00__vte_out_orig_fifo_fifo_write__SHIFT 0x1e #define CLIPPER_DEBUG_REG00__vgt_to_clipp_fifo_write_MASK 0x80000000 #define CLIPPER_DEBUG_REG00__vgt_to_clipp_fifo_write__SHIFT 0x1f #define CLIPPER_DEBUG_REG01__ALWAYS_ZERO_MASK 0xff #define CLIPPER_DEBUG_REG01__ALWAYS_ZERO__SHIFT 0x0 #define CLIPPER_DEBUG_REG01__clip_extra_bc_valid_MASK 0x700 #define CLIPPER_DEBUG_REG01__clip_extra_bc_valid__SHIFT 0x8 #define CLIPPER_DEBUG_REG01__clip_vert_vte_valid_MASK 0x3800 #define CLIPPER_DEBUG_REG01__clip_vert_vte_valid__SHIFT 0xb #define CLIPPER_DEBUG_REG01__clip_to_outsm_vertex_deallocate_MASK 0x1c000 #define CLIPPER_DEBUG_REG01__clip_to_outsm_vertex_deallocate__SHIFT 0xe #define CLIPPER_DEBUG_REG01__clip_to_outsm_deallocate_slot_MASK 0xe0000 #define CLIPPER_DEBUG_REG01__clip_to_outsm_deallocate_slot__SHIFT 0x11 #define CLIPPER_DEBUG_REG01__clip_to_outsm_null_primitive_MASK 0x100000 #define CLIPPER_DEBUG_REG01__clip_to_outsm_null_primitive__SHIFT 0x14 #define CLIPPER_DEBUG_REG01__vte_positions_vte_clip_vte_naninf_kill_2_MASK 0x200000 #define CLIPPER_DEBUG_REG01__vte_positions_vte_clip_vte_naninf_kill_2__SHIFT 0x15 #define CLIPPER_DEBUG_REG01__vte_positions_vte_clip_vte_naninf_kill_1_MASK 0x400000 #define CLIPPER_DEBUG_REG01__vte_positions_vte_clip_vte_naninf_kill_1__SHIFT 0x16 #define CLIPPER_DEBUG_REG01__vte_positions_vte_clip_vte_naninf_kill_0_MASK 0x800000 #define CLIPPER_DEBUG_REG01__vte_positions_vte_clip_vte_naninf_kill_0__SHIFT 0x17 #define CLIPPER_DEBUG_REG01__vte_out_clip_rd_extra_bc_valid_MASK 0x1000000 #define CLIPPER_DEBUG_REG01__vte_out_clip_rd_extra_bc_valid__SHIFT 0x18 #define CLIPPER_DEBUG_REG01__vte_out_clip_rd_vte_naninf_kill_MASK 0x2000000 #define CLIPPER_DEBUG_REG01__vte_out_clip_rd_vte_naninf_kill__SHIFT 0x19 #define CLIPPER_DEBUG_REG01__vte_out_clip_rd_vertex_store_indx_MASK 0xc000000 #define CLIPPER_DEBUG_REG01__vte_out_clip_rd_vertex_store_indx__SHIFT 0x1a #define CLIPPER_DEBUG_REG01__clip_ga_bc_fifo_write_MASK 0x10000000 #define CLIPPER_DEBUG_REG01__clip_ga_bc_fifo_write__SHIFT 0x1c #define CLIPPER_DEBUG_REG01__clip_to_ga_fifo_write_MASK 0x20000000 #define CLIPPER_DEBUG_REG01__clip_to_ga_fifo_write__SHIFT 0x1d #define CLIPPER_DEBUG_REG01__vte_out_clip_fifo_fifo_advanceread_MASK 0x40000000 #define CLIPPER_DEBUG_REG01__vte_out_clip_fifo_fifo_advanceread__SHIFT 0x1e #define CLIPPER_DEBUG_REG01__vte_out_clip_fifo_fifo_empty_MASK 0x80000000 #define CLIPPER_DEBUG_REG01__vte_out_clip_fifo_fifo_empty__SHIFT 0x1f #define CLIPPER_DEBUG_REG02__clip_extra_bc_valid_MASK 0x7 #define CLIPPER_DEBUG_REG02__clip_extra_bc_valid__SHIFT 0x0 #define CLIPPER_DEBUG_REG02__clip_vert_vte_valid_MASK 0x38 #define CLIPPER_DEBUG_REG02__clip_vert_vte_valid__SHIFT 0x3 #define CLIPPER_DEBUG_REG02__clip_to_outsm_clip_seq_indx_MASK 0xc0 #define CLIPPER_DEBUG_REG02__clip_to_outsm_clip_seq_indx__SHIFT 0x6 #define CLIPPER_DEBUG_REG02__clip_to_outsm_vertex_store_indx_2_MASK 0xf00 #define CLIPPER_DEBUG_REG02__clip_to_outsm_vertex_store_indx_2__SHIFT 0x8 #define CLIPPER_DEBUG_REG02__clip_to_outsm_vertex_store_indx_1_MASK 0xf000 #define CLIPPER_DEBUG_REG02__clip_to_outsm_vertex_store_indx_1__SHIFT 0xc #define CLIPPER_DEBUG_REG02__clip_to_outsm_vertex_store_indx_0_MASK 0xf0000 #define CLIPPER_DEBUG_REG02__clip_to_outsm_vertex_store_indx_0__SHIFT 0x10 #define CLIPPER_DEBUG_REG02__clip_to_clipga_extra_bc_coords_MASK 0x100000 #define CLIPPER_DEBUG_REG02__clip_to_clipga_extra_bc_coords__SHIFT 0x14 #define CLIPPER_DEBUG_REG02__clip_to_clipga_vte_naninf_kill_MASK 0x200000 #define CLIPPER_DEBUG_REG02__clip_to_clipga_vte_naninf_kill__SHIFT 0x15 #define CLIPPER_DEBUG_REG02__clip_to_outsm_end_of_packet_MASK 0x400000 #define CLIPPER_DEBUG_REG02__clip_to_outsm_end_of_packet__SHIFT 0x16 #define CLIPPER_DEBUG_REG02__clip_to_outsm_first_prim_of_slot_MASK 0x800000 #define CLIPPER_DEBUG_REG02__clip_to_outsm_first_prim_of_slot__SHIFT 0x17 #define CLIPPER_DEBUG_REG02__clip_to_outsm_clipped_prim_MASK 0x1000000 #define CLIPPER_DEBUG_REG02__clip_to_outsm_clipped_prim__SHIFT 0x18 #define CLIPPER_DEBUG_REG02__clip_to_outsm_null_primitive_MASK 0x2000000 #define CLIPPER_DEBUG_REG02__clip_to_outsm_null_primitive__SHIFT 0x19 #define CLIPPER_DEBUG_REG02__clip_ga_bc_fifo_full_MASK 0x4000000 #define CLIPPER_DEBUG_REG02__clip_ga_bc_fifo_full__SHIFT 0x1a #define CLIPPER_DEBUG_REG02__clip_to_ga_fifo_full_MASK 0x8000000 #define CLIPPER_DEBUG_REG02__clip_to_ga_fifo_full__SHIFT 0x1b #define CLIPPER_DEBUG_REG02__clip_ga_bc_fifo_write_MASK 0x10000000 #define CLIPPER_DEBUG_REG02__clip_ga_bc_fifo_write__SHIFT 0x1c #define CLIPPER_DEBUG_REG02__clip_to_ga_fifo_write_MASK 0x20000000 #define CLIPPER_DEBUG_REG02__clip_to_ga_fifo_write__SHIFT 0x1d #define CLIPPER_DEBUG_REG02__clip_to_outsm_fifo_advanceread_MASK 0x40000000 #define CLIPPER_DEBUG_REG02__clip_to_outsm_fifo_advanceread__SHIFT 0x1e #define CLIPPER_DEBUG_REG02__clip_to_outsm_fifo_empty_MASK 0x80000000 #define CLIPPER_DEBUG_REG02__clip_to_outsm_fifo_empty__SHIFT 0x1f #define CLIPPER_DEBUG_REG03__clipsm0_clprim_to_clip_clip_code_or_MASK 0x3fff #define CLIPPER_DEBUG_REG03__clipsm0_clprim_to_clip_clip_code_or__SHIFT 0x0 #define CLIPPER_DEBUG_REG03__clipsm0_clprim_to_clip_event_id_MASK 0xfc000 #define CLIPPER_DEBUG_REG03__clipsm0_clprim_to_clip_event_id__SHIFT 0xe #define CLIPPER_DEBUG_REG03__clipsm0_clprim_to_clip_state_var_indx_MASK 0x700000 #define CLIPPER_DEBUG_REG03__clipsm0_clprim_to_clip_state_var_indx__SHIFT 0x14 #define CLIPPER_DEBUG_REG03__clipsm0_clprim_to_clip_clip_primitive_MASK 0x800000 #define CLIPPER_DEBUG_REG03__clipsm0_clprim_to_clip_clip_primitive__SHIFT 0x17 #define CLIPPER_DEBUG_REG03__clipsm0_clprim_to_clip_deallocate_slot_MASK 0x7000000 #define CLIPPER_DEBUG_REG03__clipsm0_clprim_to_clip_deallocate_slot__SHIFT 0x18 #define CLIPPER_DEBUG_REG03__clipsm0_clprim_to_clip_first_prim_of_slot_MASK 0x8000000 #define CLIPPER_DEBUG_REG03__clipsm0_clprim_to_clip_first_prim_of_slot__SHIFT 0x1b #define CLIPPER_DEBUG_REG03__clipsm0_clprim_to_clip_end_of_packet_MASK 0x10000000 #define CLIPPER_DEBUG_REG03__clipsm0_clprim_to_clip_end_of_packet__SHIFT 0x1c #define CLIPPER_DEBUG_REG03__clipsm0_clprim_to_clip_event_MASK 0x20000000 #define CLIPPER_DEBUG_REG03__clipsm0_clprim_to_clip_event__SHIFT 0x1d #define CLIPPER_DEBUG_REG03__clipsm0_clprim_to_clip_null_primitive_MASK 0x40000000 #define CLIPPER_DEBUG_REG03__clipsm0_clprim_to_clip_null_primitive__SHIFT 0x1e #define CLIPPER_DEBUG_REG03__clipsm0_clprim_to_clip_prim_valid_MASK 0x80000000 #define CLIPPER_DEBUG_REG03__clipsm0_clprim_to_clip_prim_valid__SHIFT 0x1f #define CLIPPER_DEBUG_REG04__clipsm0_clprim_to_clip_param_cache_indx_0_MASK 0x7fe #define CLIPPER_DEBUG_REG04__clipsm0_clprim_to_clip_param_cache_indx_0__SHIFT 0x1 #define CLIPPER_DEBUG_REG04__clipsm0_clprim_to_clip_vertex_store_indx_2_MASK 0x1f800 #define CLIPPER_DEBUG_REG04__clipsm0_clprim_to_clip_vertex_store_indx_2__SHIFT 0xb #define CLIPPER_DEBUG_REG04__clipsm0_clprim_to_clip_vertex_store_indx_1_MASK 0x7e0000 #define CLIPPER_DEBUG_REG04__clipsm0_clprim_to_clip_vertex_store_indx_1__SHIFT 0x11 #define CLIPPER_DEBUG_REG04__clipsm0_clprim_to_clip_vertex_store_indx_0_MASK 0x1f800000 #define CLIPPER_DEBUG_REG04__clipsm0_clprim_to_clip_vertex_store_indx_0__SHIFT 0x17 #define CLIPPER_DEBUG_REG04__clipsm0_clprim_to_clip_event_MASK 0x20000000 #define CLIPPER_DEBUG_REG04__clipsm0_clprim_to_clip_event__SHIFT 0x1d #define CLIPPER_DEBUG_REG04__clipsm0_clprim_to_clip_null_primitive_MASK 0x40000000 #define CLIPPER_DEBUG_REG04__clipsm0_clprim_to_clip_null_primitive__SHIFT 0x1e #define CLIPPER_DEBUG_REG04__clipsm0_clprim_to_clip_prim_valid_MASK 0x80000000 #define CLIPPER_DEBUG_REG04__clipsm0_clprim_to_clip_prim_valid__SHIFT 0x1f #define CLIPPER_DEBUG_REG05__clipsm1_clprim_to_clip_clip_code_or_MASK 0x3fff #define CLIPPER_DEBUG_REG05__clipsm1_clprim_to_clip_clip_code_or__SHIFT 0x0 #define CLIPPER_DEBUG_REG05__clipsm1_clprim_to_clip_event_id_MASK 0xfc000 #define CLIPPER_DEBUG_REG05__clipsm1_clprim_to_clip_event_id__SHIFT 0xe #define CLIPPER_DEBUG_REG05__clipsm1_clprim_to_clip_state_var_indx_MASK 0x700000 #define CLIPPER_DEBUG_REG05__clipsm1_clprim_to_clip_state_var_indx__SHIFT 0x14 #define CLIPPER_DEBUG_REG05__clipsm1_clprim_to_clip_clip_primitive_MASK 0x800000 #define CLIPPER_DEBUG_REG05__clipsm1_clprim_to_clip_clip_primitive__SHIFT 0x17 #define CLIPPER_DEBUG_REG05__clipsm1_clprim_to_clip_deallocate_slot_MASK 0x7000000 #define CLIPPER_DEBUG_REG05__clipsm1_clprim_to_clip_deallocate_slot__SHIFT 0x18 #define CLIPPER_DEBUG_REG05__clipsm1_clprim_to_clip_first_prim_of_slot_MASK 0x8000000 #define CLIPPER_DEBUG_REG05__clipsm1_clprim_to_clip_first_prim_of_slot__SHIFT 0x1b #define CLIPPER_DEBUG_REG05__clipsm1_clprim_to_clip_end_of_packet_MASK 0x10000000 #define CLIPPER_DEBUG_REG05__clipsm1_clprim_to_clip_end_of_packet__SHIFT 0x1c #define CLIPPER_DEBUG_REG05__clipsm1_clprim_to_clip_event_MASK 0x20000000 #define CLIPPER_DEBUG_REG05__clipsm1_clprim_to_clip_event__SHIFT 0x1d #define CLIPPER_DEBUG_REG05__clipsm1_clprim_to_clip_null_primitive_MASK 0x40000000 #define CLIPPER_DEBUG_REG05__clipsm1_clprim_to_clip_null_primitive__SHIFT 0x1e #define CLIPPER_DEBUG_REG05__clipsm1_clprim_to_clip_prim_valid_MASK 0x80000000 #define CLIPPER_DEBUG_REG05__clipsm1_clprim_to_clip_prim_valid__SHIFT 0x1f #define CLIPPER_DEBUG_REG06__clipsm1_clprim_to_clip_param_cache_indx_0_MASK 0x7fe #define CLIPPER_DEBUG_REG06__clipsm1_clprim_to_clip_param_cache_indx_0__SHIFT 0x1 #define CLIPPER_DEBUG_REG06__clipsm1_clprim_to_clip_vertex_store_indx_2_MASK 0x1f800 #define CLIPPER_DEBUG_REG06__clipsm1_clprim_to_clip_vertex_store_indx_2__SHIFT 0xb #define CLIPPER_DEBUG_REG06__clipsm1_clprim_to_clip_vertex_store_indx_1_MASK 0x7e0000 #define CLIPPER_DEBUG_REG06__clipsm1_clprim_to_clip_vertex_store_indx_1__SHIFT 0x11 #define CLIPPER_DEBUG_REG06__clipsm1_clprim_to_clip_vertex_store_indx_0_MASK 0x1f800000 #define CLIPPER_DEBUG_REG06__clipsm1_clprim_to_clip_vertex_store_indx_0__SHIFT 0x17 #define CLIPPER_DEBUG_REG06__clipsm1_clprim_to_clip_event_MASK 0x20000000 #define CLIPPER_DEBUG_REG06__clipsm1_clprim_to_clip_event__SHIFT 0x1d #define CLIPPER_DEBUG_REG06__clipsm1_clprim_to_clip_null_primitive_MASK 0x40000000 #define CLIPPER_DEBUG_REG06__clipsm1_clprim_to_clip_null_primitive__SHIFT 0x1e #define CLIPPER_DEBUG_REG06__clipsm1_clprim_to_clip_prim_valid_MASK 0x80000000 #define CLIPPER_DEBUG_REG06__clipsm1_clprim_to_clip_prim_valid__SHIFT 0x1f #define CLIPPER_DEBUG_REG07__clipsm2_clprim_to_clip_clip_code_or_MASK 0x3fff #define CLIPPER_DEBUG_REG07__clipsm2_clprim_to_clip_clip_code_or__SHIFT 0x0 #define CLIPPER_DEBUG_REG07__clipsm2_clprim_to_clip_event_id_MASK 0xfc000 #define CLIPPER_DEBUG_REG07__clipsm2_clprim_to_clip_event_id__SHIFT 0xe #define CLIPPER_DEBUG_REG07__clipsm2_clprim_to_clip_state_var_indx_MASK 0x700000 #define CLIPPER_DEBUG_REG07__clipsm2_clprim_to_clip_state_var_indx__SHIFT 0x14 #define CLIPPER_DEBUG_REG07__clipsm2_clprim_to_clip_clip_primitive_MASK 0x800000 #define CLIPPER_DEBUG_REG07__clipsm2_clprim_to_clip_clip_primitive__SHIFT 0x17 #define CLIPPER_DEBUG_REG07__clipsm2_clprim_to_clip_deallocate_slot_MASK 0x7000000 #define CLIPPER_DEBUG_REG07__clipsm2_clprim_to_clip_deallocate_slot__SHIFT 0x18 #define CLIPPER_DEBUG_REG07__clipsm2_clprim_to_clip_first_prim_of_slot_MASK 0x8000000 #define CLIPPER_DEBUG_REG07__clipsm2_clprim_to_clip_first_prim_of_slot__SHIFT 0x1b #define CLIPPER_DEBUG_REG07__clipsm2_clprim_to_clip_end_of_packet_MASK 0x10000000 #define CLIPPER_DEBUG_REG07__clipsm2_clprim_to_clip_end_of_packet__SHIFT 0x1c #define CLIPPER_DEBUG_REG07__clipsm2_clprim_to_clip_event_MASK 0x20000000 #define CLIPPER_DEBUG_REG07__clipsm2_clprim_to_clip_event__SHIFT 0x1d #define CLIPPER_DEBUG_REG07__clipsm2_clprim_to_clip_null_primitive_MASK 0x40000000 #define CLIPPER_DEBUG_REG07__clipsm2_clprim_to_clip_null_primitive__SHIFT 0x1e #define CLIPPER_DEBUG_REG07__clipsm2_clprim_to_clip_prim_valid_MASK 0x80000000 #define CLIPPER_DEBUG_REG07__clipsm2_clprim_to_clip_prim_valid__SHIFT 0x1f #define CLIPPER_DEBUG_REG08__clipsm2_clprim_to_clip_param_cache_indx_0_MASK 0x7fe #define CLIPPER_DEBUG_REG08__clipsm2_clprim_to_clip_param_cache_indx_0__SHIFT 0x1 #define CLIPPER_DEBUG_REG08__clipsm2_clprim_to_clip_vertex_store_indx_2_MASK 0x1f800 #define CLIPPER_DEBUG_REG08__clipsm2_clprim_to_clip_vertex_store_indx_2__SHIFT 0xb #define CLIPPER_DEBUG_REG08__clipsm2_clprim_to_clip_vertex_store_indx_1_MASK 0x7e0000 #define CLIPPER_DEBUG_REG08__clipsm2_clprim_to_clip_vertex_store_indx_1__SHIFT 0x11 #define CLIPPER_DEBUG_REG08__clipsm2_clprim_to_clip_vertex_store_indx_0_MASK 0x1f800000 #define CLIPPER_DEBUG_REG08__clipsm2_clprim_to_clip_vertex_store_indx_0__SHIFT 0x17 #define CLIPPER_DEBUG_REG08__clipsm2_clprim_to_clip_event_MASK 0x20000000 #define CLIPPER_DEBUG_REG08__clipsm2_clprim_to_clip_event__SHIFT 0x1d #define CLIPPER_DEBUG_REG08__clipsm2_clprim_to_clip_null_primitive_MASK 0x40000000 #define CLIPPER_DEBUG_REG08__clipsm2_clprim_to_clip_null_primitive__SHIFT 0x1e #define CLIPPER_DEBUG_REG08__clipsm2_clprim_to_clip_prim_valid_MASK 0x80000000 #define CLIPPER_DEBUG_REG08__clipsm2_clprim_to_clip_prim_valid__SHIFT 0x1f #define CLIPPER_DEBUG_REG09__clipsm3_clprim_to_clip_clip_code_or_MASK 0x3fff #define CLIPPER_DEBUG_REG09__clipsm3_clprim_to_clip_clip_code_or__SHIFT 0x0 #define CLIPPER_DEBUG_REG09__clipsm3_clprim_to_clip_event_id_MASK 0xfc000 #define CLIPPER_DEBUG_REG09__clipsm3_clprim_to_clip_event_id__SHIFT 0xe #define CLIPPER_DEBUG_REG09__clipsm3_clprim_to_clip_state_var_indx_MASK 0x700000 #define CLIPPER_DEBUG_REG09__clipsm3_clprim_to_clip_state_var_indx__SHIFT 0x14 #define CLIPPER_DEBUG_REG09__clipsm3_clprim_to_clip_clip_primitive_MASK 0x800000 #define CLIPPER_DEBUG_REG09__clipsm3_clprim_to_clip_clip_primitive__SHIFT 0x17 #define CLIPPER_DEBUG_REG09__clipsm3_clprim_to_clip_deallocate_slot_MASK 0x7000000 #define CLIPPER_DEBUG_REG09__clipsm3_clprim_to_clip_deallocate_slot__SHIFT 0x18 #define CLIPPER_DEBUG_REG09__clipsm3_clprim_to_clip_first_prim_of_slot_MASK 0x8000000 #define CLIPPER_DEBUG_REG09__clipsm3_clprim_to_clip_first_prim_of_slot__SHIFT 0x1b #define CLIPPER_DEBUG_REG09__clipsm3_clprim_to_clip_end_of_packet_MASK 0x10000000 #define CLIPPER_DEBUG_REG09__clipsm3_clprim_to_clip_end_of_packet__SHIFT 0x1c #define CLIPPER_DEBUG_REG09__clipsm3_clprim_to_clip_event_MASK 0x20000000 #define CLIPPER_DEBUG_REG09__clipsm3_clprim_to_clip_event__SHIFT 0x1d #define CLIPPER_DEBUG_REG09__clipsm3_clprim_to_clip_null_primitive_MASK 0x40000000 #define CLIPPER_DEBUG_REG09__clipsm3_clprim_to_clip_null_primitive__SHIFT 0x1e #define CLIPPER_DEBUG_REG09__clipsm3_clprim_to_clip_prim_valid_MASK 0x80000000 #define CLIPPER_DEBUG_REG09__clipsm3_clprim_to_clip_prim_valid__SHIFT 0x1f #define CLIPPER_DEBUG_REG10__clipsm3_clprim_to_clip_param_cache_indx_0_MASK 0x7fe #define CLIPPER_DEBUG_REG10__clipsm3_clprim_to_clip_param_cache_indx_0__SHIFT 0x1 #define CLIPPER_DEBUG_REG10__clipsm3_clprim_to_clip_vertex_store_indx_2_MASK 0x1f800 #define CLIPPER_DEBUG_REG10__clipsm3_clprim_to_clip_vertex_store_indx_2__SHIFT 0xb #define CLIPPER_DEBUG_REG10__clipsm3_clprim_to_clip_vertex_store_indx_1_MASK 0x7e0000 #define CLIPPER_DEBUG_REG10__clipsm3_clprim_to_clip_vertex_store_indx_1__SHIFT 0x11 #define CLIPPER_DEBUG_REG10__clipsm3_clprim_to_clip_vertex_store_indx_0_MASK 0x1f800000 #define CLIPPER_DEBUG_REG10__clipsm3_clprim_to_clip_vertex_store_indx_0__SHIFT 0x17 #define CLIPPER_DEBUG_REG10__clipsm3_clprim_to_clip_event_MASK 0x20000000 #define CLIPPER_DEBUG_REG10__clipsm3_clprim_to_clip_event__SHIFT 0x1d #define CLIPPER_DEBUG_REG10__clipsm3_clprim_to_clip_null_primitive_MASK 0x40000000 #define CLIPPER_DEBUG_REG10__clipsm3_clprim_to_clip_null_primitive__SHIFT 0x1e #define CLIPPER_DEBUG_REG10__clipsm3_clprim_to_clip_prim_valid_MASK 0x80000000 #define CLIPPER_DEBUG_REG10__clipsm3_clprim_to_clip_prim_valid__SHIFT 0x1f #define CLIPPER_DEBUG_REG11__clipsm3_clip_to_clipga_event_MASK 0x1 #define CLIPPER_DEBUG_REG11__clipsm3_clip_to_clipga_event__SHIFT 0x0 #define CLIPPER_DEBUG_REG11__clipsm2_clip_to_clipga_event_MASK 0x2 #define CLIPPER_DEBUG_REG11__clipsm2_clip_to_clipga_event__SHIFT 0x1 #define CLIPPER_DEBUG_REG11__clipsm1_clip_to_clipga_event_MASK 0x4 #define CLIPPER_DEBUG_REG11__clipsm1_clip_to_clipga_event__SHIFT 0x2 #define CLIPPER_DEBUG_REG11__clipsm0_clip_to_clipga_event_MASK 0x8 #define CLIPPER_DEBUG_REG11__clipsm0_clip_to_clipga_event__SHIFT 0x3 #define CLIPPER_DEBUG_REG11__clipsm3_clip_to_clipga_clip_primitive_MASK 0x10 #define CLIPPER_DEBUG_REG11__clipsm3_clip_to_clipga_clip_primitive__SHIFT 0x4 #define CLIPPER_DEBUG_REG11__clipsm2_clip_to_clipga_clip_primitive_MASK 0x20 #define CLIPPER_DEBUG_REG11__clipsm2_clip_to_clipga_clip_primitive__SHIFT 0x5 #define CLIPPER_DEBUG_REG11__clipsm1_clip_to_clipga_clip_primitive_MASK 0x40 #define CLIPPER_DEBUG_REG11__clipsm1_clip_to_clipga_clip_primitive__SHIFT 0x6 #define CLIPPER_DEBUG_REG11__clipsm0_clip_to_clipga_clip_primitive_MASK 0x80 #define CLIPPER_DEBUG_REG11__clipsm0_clip_to_clipga_clip_primitive__SHIFT 0x7 #define CLIPPER_DEBUG_REG11__clipsm3_clip_to_clipga_clip_to_outsm_cnt_MASK 0xf00 #define CLIPPER_DEBUG_REG11__clipsm3_clip_to_clipga_clip_to_outsm_cnt__SHIFT 0x8 #define CLIPPER_DEBUG_REG11__clipsm2_clip_to_clipga_clip_to_outsm_cnt_MASK 0xf000 #define CLIPPER_DEBUG_REG11__clipsm2_clip_to_clipga_clip_to_outsm_cnt__SHIFT 0xc #define CLIPPER_DEBUG_REG11__clipsm1_clip_to_clipga_clip_to_outsm_cnt_MASK 0xf0000 #define CLIPPER_DEBUG_REG11__clipsm1_clip_to_clipga_clip_to_outsm_cnt__SHIFT 0x10 #define CLIPPER_DEBUG_REG11__clipsm0_clip_to_clipga_clip_to_outsm_cnt_MASK 0xf00000 #define CLIPPER_DEBUG_REG11__clipsm0_clip_to_clipga_clip_to_outsm_cnt__SHIFT 0x14 #define CLIPPER_DEBUG_REG11__clipsm3_clip_to_clipga_prim_valid_MASK 0x1000000 #define CLIPPER_DEBUG_REG11__clipsm3_clip_to_clipga_prim_valid__SHIFT 0x18 #define CLIPPER_DEBUG_REG11__clipsm2_clip_to_clipga_prim_valid_MASK 0x2000000 #define CLIPPER_DEBUG_REG11__clipsm2_clip_to_clipga_prim_valid__SHIFT 0x19 #define CLIPPER_DEBUG_REG11__clipsm1_clip_to_clipga_prim_valid_MASK 0x4000000 #define CLIPPER_DEBUG_REG11__clipsm1_clip_to_clipga_prim_valid__SHIFT 0x1a #define CLIPPER_DEBUG_REG11__clipsm0_clip_to_clipga_prim_valid_MASK 0x8000000 #define CLIPPER_DEBUG_REG11__clipsm0_clip_to_clipga_prim_valid__SHIFT 0x1b #define CLIPPER_DEBUG_REG11__clipsm3_inc_clip_to_clipga_clip_to_outsm_cnt_MASK 0x10000000 #define CLIPPER_DEBUG_REG11__clipsm3_inc_clip_to_clipga_clip_to_outsm_cnt__SHIFT 0x1c #define CLIPPER_DEBUG_REG11__clipsm2_inc_clip_to_clipga_clip_to_outsm_cnt_MASK 0x20000000 #define CLIPPER_DEBUG_REG11__clipsm2_inc_clip_to_clipga_clip_to_outsm_cnt__SHIFT 0x1d #define CLIPPER_DEBUG_REG11__clipsm1_inc_clip_to_clipga_clip_to_outsm_cnt_MASK 0x40000000 #define CLIPPER_DEBUG_REG11__clipsm1_inc_clip_to_clipga_clip_to_outsm_cnt__SHIFT 0x1e #define CLIPPER_DEBUG_REG11__clipsm0_inc_clip_to_clipga_clip_to_outsm_cnt_MASK 0x80000000 #define CLIPPER_DEBUG_REG11__clipsm0_inc_clip_to_clipga_clip_to_outsm_cnt__SHIFT 0x1f #define CLIPPER_DEBUG_REG12__ALWAYS_ZERO_MASK 0xff #define CLIPPER_DEBUG_REG12__ALWAYS_ZERO__SHIFT 0x0 #define CLIPPER_DEBUG_REG12__clip_priority_available_vte_out_clip_MASK 0x1f00 #define CLIPPER_DEBUG_REG12__clip_priority_available_vte_out_clip__SHIFT 0x8 #define CLIPPER_DEBUG_REG12__clip_priority_available_clip_verts_MASK 0x3e000 #define CLIPPER_DEBUG_REG12__clip_priority_available_clip_verts__SHIFT 0xd #define CLIPPER_DEBUG_REG12__clip_priority_seq_indx_out_MASK 0xc0000 #define CLIPPER_DEBUG_REG12__clip_priority_seq_indx_out__SHIFT 0x12 #define CLIPPER_DEBUG_REG12__clip_priority_seq_indx_vert_MASK 0x300000 #define CLIPPER_DEBUG_REG12__clip_priority_seq_indx_vert__SHIFT 0x14 #define CLIPPER_DEBUG_REG12__clip_priority_seq_indx_load_MASK 0xc00000 #define CLIPPER_DEBUG_REG12__clip_priority_seq_indx_load__SHIFT 0x16 #define CLIPPER_DEBUG_REG12__clipsm3_clprim_to_clip_clip_primitive_MASK 0x1000000 #define CLIPPER_DEBUG_REG12__clipsm3_clprim_to_clip_clip_primitive__SHIFT 0x18 #define CLIPPER_DEBUG_REG12__clipsm3_clprim_to_clip_prim_valid_MASK 0x2000000 #define CLIPPER_DEBUG_REG12__clipsm3_clprim_to_clip_prim_valid__SHIFT 0x19 #define CLIPPER_DEBUG_REG12__clipsm2_clprim_to_clip_clip_primitive_MASK 0x4000000 #define CLIPPER_DEBUG_REG12__clipsm2_clprim_to_clip_clip_primitive__SHIFT 0x1a #define CLIPPER_DEBUG_REG12__clipsm2_clprim_to_clip_prim_valid_MASK 0x8000000 #define CLIPPER_DEBUG_REG12__clipsm2_clprim_to_clip_prim_valid__SHIFT 0x1b #define CLIPPER_DEBUG_REG12__clipsm1_clprim_to_clip_clip_primitive_MASK 0x10000000 #define CLIPPER_DEBUG_REG12__clipsm1_clprim_to_clip_clip_primitive__SHIFT 0x1c #define CLIPPER_DEBUG_REG12__clipsm1_clprim_to_clip_prim_valid_MASK 0x20000000 #define CLIPPER_DEBUG_REG12__clipsm1_clprim_to_clip_prim_valid__SHIFT 0x1d #define CLIPPER_DEBUG_REG12__clipsm0_clprim_to_clip_clip_primitive_MASK 0x40000000 #define CLIPPER_DEBUG_REG12__clipsm0_clprim_to_clip_clip_primitive__SHIFT 0x1e #define CLIPPER_DEBUG_REG12__clipsm0_clprim_to_clip_prim_valid_MASK 0x80000000 #define CLIPPER_DEBUG_REG12__clipsm0_clprim_to_clip_prim_valid__SHIFT 0x1f #define CLIPPER_DEBUG_REG13__clprim_in_back_state_var_indx_MASK 0x7 #define CLIPPER_DEBUG_REG13__clprim_in_back_state_var_indx__SHIFT 0x0 #define CLIPPER_DEBUG_REG13__point_clip_candidate_MASK 0x8 #define CLIPPER_DEBUG_REG13__point_clip_candidate__SHIFT 0x3 #define CLIPPER_DEBUG_REG13__prim_nan_kill_MASK 0x10 #define CLIPPER_DEBUG_REG13__prim_nan_kill__SHIFT 0x4 #define CLIPPER_DEBUG_REG13__clprim_clip_primitive_MASK 0x20 #define CLIPPER_DEBUG_REG13__clprim_clip_primitive__SHIFT 0x5 #define CLIPPER_DEBUG_REG13__clprim_cull_primitive_MASK 0x40 #define CLIPPER_DEBUG_REG13__clprim_cull_primitive__SHIFT 0x6 #define CLIPPER_DEBUG_REG13__prim_back_valid_MASK 0x80 #define CLIPPER_DEBUG_REG13__prim_back_valid__SHIFT 0x7 #define CLIPPER_DEBUG_REG13__vertval_bits_vertex_cc_next_valid_MASK 0xf00 #define CLIPPER_DEBUG_REG13__vertval_bits_vertex_cc_next_valid__SHIFT 0x8 #define CLIPPER_DEBUG_REG13__clipcc_vertex_store_indx_MASK 0x3000 #define CLIPPER_DEBUG_REG13__clipcc_vertex_store_indx__SHIFT 0xc #define CLIPPER_DEBUG_REG13__vte_out_orig_fifo_fifo_empty_MASK 0x4000 #define CLIPPER_DEBUG_REG13__vte_out_orig_fifo_fifo_empty__SHIFT 0xe #define CLIPPER_DEBUG_REG13__clipcode_fifo_fifo_empty_MASK 0x8000 #define CLIPPER_DEBUG_REG13__clipcode_fifo_fifo_empty__SHIFT 0xf #define CLIPPER_DEBUG_REG13__ccgen_to_clipcc_fifo_empty_MASK 0x10000 #define CLIPPER_DEBUG_REG13__ccgen_to_clipcc_fifo_empty__SHIFT 0x10 #define CLIPPER_DEBUG_REG13__clip_priority_seq_indx_out_cnt_MASK 0x1e0000 #define CLIPPER_DEBUG_REG13__clip_priority_seq_indx_out_cnt__SHIFT 0x11 #define CLIPPER_DEBUG_REG13__outsm_clr_rd_orig_vertices_MASK 0x600000 #define CLIPPER_DEBUG_REG13__outsm_clr_rd_orig_vertices__SHIFT 0x15 #define CLIPPER_DEBUG_REG13__outsm_clr_rd_clipsm_wait_MASK 0x800000 #define CLIPPER_DEBUG_REG13__outsm_clr_rd_clipsm_wait__SHIFT 0x17 #define CLIPPER_DEBUG_REG13__outsm_clr_fifo_contents_MASK 0x1f000000 #define CLIPPER_DEBUG_REG13__outsm_clr_fifo_contents__SHIFT 0x18 #define CLIPPER_DEBUG_REG13__outsm_clr_fifo_full_MASK 0x20000000 #define CLIPPER_DEBUG_REG13__outsm_clr_fifo_full__SHIFT 0x1d #define CLIPPER_DEBUG_REG13__outsm_clr_fifo_advanceread_MASK 0x40000000 #define CLIPPER_DEBUG_REG13__outsm_clr_fifo_advanceread__SHIFT 0x1e #define CLIPPER_DEBUG_REG13__outsm_clr_fifo_write_MASK 0x80000000 #define CLIPPER_DEBUG_REG13__outsm_clr_fifo_write__SHIFT 0x1f #define CLIPPER_DEBUG_REG14__clprim_in_back_vertex_store_indx_2_MASK 0x3f #define CLIPPER_DEBUG_REG14__clprim_in_back_vertex_store_indx_2__SHIFT 0x0 #define CLIPPER_DEBUG_REG14__clprim_in_back_vertex_store_indx_1_MASK 0xfc0 #define CLIPPER_DEBUG_REG14__clprim_in_back_vertex_store_indx_1__SHIFT 0x6 #define CLIPPER_DEBUG_REG14__clprim_in_back_vertex_store_indx_0_MASK 0x3f000 #define CLIPPER_DEBUG_REG14__clprim_in_back_vertex_store_indx_0__SHIFT 0xc #define CLIPPER_DEBUG_REG14__outputclprimtoclip_null_primitive_MASK 0x40000 #define CLIPPER_DEBUG_REG14__outputclprimtoclip_null_primitive__SHIFT 0x12 #define CLIPPER_DEBUG_REG14__clprim_in_back_end_of_packet_MASK 0x80000 #define CLIPPER_DEBUG_REG14__clprim_in_back_end_of_packet__SHIFT 0x13 #define CLIPPER_DEBUG_REG14__clprim_in_back_first_prim_of_slot_MASK 0x100000 #define CLIPPER_DEBUG_REG14__clprim_in_back_first_prim_of_slot__SHIFT 0x14 #define CLIPPER_DEBUG_REG14__clprim_in_back_deallocate_slot_MASK 0xe00000 #define CLIPPER_DEBUG_REG14__clprim_in_back_deallocate_slot__SHIFT 0x15 #define CLIPPER_DEBUG_REG14__clprim_in_back_event_id_MASK 0x3f000000 #define CLIPPER_DEBUG_REG14__clprim_in_back_event_id__SHIFT 0x18 #define CLIPPER_DEBUG_REG14__clprim_in_back_event_MASK 0x40000000 #define CLIPPER_DEBUG_REG14__clprim_in_back_event__SHIFT 0x1e #define CLIPPER_DEBUG_REG14__prim_back_valid_MASK 0x80000000 #define CLIPPER_DEBUG_REG14__prim_back_valid__SHIFT 0x1f #define CLIPPER_DEBUG_REG15__vertval_bits_vertex_vertex_store_msb_MASK 0xffff #define CLIPPER_DEBUG_REG15__vertval_bits_vertex_vertex_store_msb__SHIFT 0x0 #define CLIPPER_DEBUG_REG15__primic_to_clprim_fifo_vertex_store_indx_2_MASK 0x1f0000 #define CLIPPER_DEBUG_REG15__primic_to_clprim_fifo_vertex_store_indx_2__SHIFT 0x10 #define CLIPPER_DEBUG_REG15__primic_to_clprim_fifo_vertex_store_indx_1_MASK 0x3e00000 #define CLIPPER_DEBUG_REG15__primic_to_clprim_fifo_vertex_store_indx_1__SHIFT 0x15 #define CLIPPER_DEBUG_REG15__primic_to_clprim_fifo_vertex_store_indx_0_MASK 0x7c000000 #define CLIPPER_DEBUG_REG15__primic_to_clprim_fifo_vertex_store_indx_0__SHIFT 0x1a #define CLIPPER_DEBUG_REG15__primic_to_clprim_valid_MASK 0x80000000 #define CLIPPER_DEBUG_REG15__primic_to_clprim_valid__SHIFT 0x1f #define CLIPPER_DEBUG_REG16__sm0_prim_end_state_MASK 0x7f #define CLIPPER_DEBUG_REG16__sm0_prim_end_state__SHIFT 0x0 #define CLIPPER_DEBUG_REG16__sm0_ps_expand_MASK 0x80 #define CLIPPER_DEBUG_REG16__sm0_ps_expand__SHIFT 0x7 #define CLIPPER_DEBUG_REG16__sm0_clip_vert_cnt_MASK 0x1f00 #define CLIPPER_DEBUG_REG16__sm0_clip_vert_cnt__SHIFT 0x8 #define CLIPPER_DEBUG_REG16__sm0_vertex_clip_cnt_MASK 0x3e000 #define CLIPPER_DEBUG_REG16__sm0_vertex_clip_cnt__SHIFT 0xd #define CLIPPER_DEBUG_REG16__sm0_inv_to_clip_data_valid_1_MASK 0x40000 #define CLIPPER_DEBUG_REG16__sm0_inv_to_clip_data_valid_1__SHIFT 0x12 #define CLIPPER_DEBUG_REG16__sm0_inv_to_clip_data_valid_0_MASK 0x80000 #define CLIPPER_DEBUG_REG16__sm0_inv_to_clip_data_valid_0__SHIFT 0x13 #define CLIPPER_DEBUG_REG16__sm0_current_state_MASK 0x7f00000 #define CLIPPER_DEBUG_REG16__sm0_current_state__SHIFT 0x14 #define CLIPPER_DEBUG_REG16__sm0_clip_to_clipga_clip_to_outsm_cnt_eq0_MASK 0x8000000 #define CLIPPER_DEBUG_REG16__sm0_clip_to_clipga_clip_to_outsm_cnt_eq0__SHIFT 0x1b #define CLIPPER_DEBUG_REG16__sm0_clip_to_outsm_fifo_full_MASK 0x10000000 #define CLIPPER_DEBUG_REG16__sm0_clip_to_outsm_fifo_full__SHIFT 0x1c #define CLIPPER_DEBUG_REG16__sm0_highest_priority_seq_MASK 0x20000000 #define CLIPPER_DEBUG_REG16__sm0_highest_priority_seq__SHIFT 0x1d #define CLIPPER_DEBUG_REG16__sm0_outputcliptoclipga_0_MASK 0x40000000 #define CLIPPER_DEBUG_REG16__sm0_outputcliptoclipga_0__SHIFT 0x1e #define CLIPPER_DEBUG_REG16__sm0_clprim_to_clip_prim_valid_MASK 0x80000000 #define CLIPPER_DEBUG_REG16__sm0_clprim_to_clip_prim_valid__SHIFT 0x1f #define CLIPPER_DEBUG_REG17__sm1_prim_end_state_MASK 0x7f #define CLIPPER_DEBUG_REG17__sm1_prim_end_state__SHIFT 0x0 #define CLIPPER_DEBUG_REG17__sm1_ps_expand_MASK 0x80 #define CLIPPER_DEBUG_REG17__sm1_ps_expand__SHIFT 0x7 #define CLIPPER_DEBUG_REG17__sm1_clip_vert_cnt_MASK 0x1f00 #define CLIPPER_DEBUG_REG17__sm1_clip_vert_cnt__SHIFT 0x8 #define CLIPPER_DEBUG_REG17__sm1_vertex_clip_cnt_MASK 0x3e000 #define CLIPPER_DEBUG_REG17__sm1_vertex_clip_cnt__SHIFT 0xd #define CLIPPER_DEBUG_REG17__sm1_inv_to_clip_data_valid_1_MASK 0x40000 #define CLIPPER_DEBUG_REG17__sm1_inv_to_clip_data_valid_1__SHIFT 0x12 #define CLIPPER_DEBUG_REG17__sm1_inv_to_clip_data_valid_0_MASK 0x80000 #define CLIPPER_DEBUG_REG17__sm1_inv_to_clip_data_valid_0__SHIFT 0x13 #define CLIPPER_DEBUG_REG17__sm1_current_state_MASK 0x7f00000 #define CLIPPER_DEBUG_REG17__sm1_current_state__SHIFT 0x14 #define CLIPPER_DEBUG_REG17__sm1_clip_to_clipga_clip_to_outsm_cnt_eq0_MASK 0x8000000 #define CLIPPER_DEBUG_REG17__sm1_clip_to_clipga_clip_to_outsm_cnt_eq0__SHIFT 0x1b #define CLIPPER_DEBUG_REG17__sm1_clip_to_outsm_fifo_full_MASK 0x10000000 #define CLIPPER_DEBUG_REG17__sm1_clip_to_outsm_fifo_full__SHIFT 0x1c #define CLIPPER_DEBUG_REG17__sm1_highest_priority_seq_MASK 0x20000000 #define CLIPPER_DEBUG_REG17__sm1_highest_priority_seq__SHIFT 0x1d #define CLIPPER_DEBUG_REG17__sm1_outputcliptoclipga_0_MASK 0x40000000 #define CLIPPER_DEBUG_REG17__sm1_outputcliptoclipga_0__SHIFT 0x1e #define CLIPPER_DEBUG_REG17__sm1_clprim_to_clip_prim_valid_MASK 0x80000000 #define CLIPPER_DEBUG_REG17__sm1_clprim_to_clip_prim_valid__SHIFT 0x1f #define CLIPPER_DEBUG_REG18__sm2_prim_end_state_MASK 0x7f #define CLIPPER_DEBUG_REG18__sm2_prim_end_state__SHIFT 0x0 #define CLIPPER_DEBUG_REG18__sm2_ps_expand_MASK 0x80 #define CLIPPER_DEBUG_REG18__sm2_ps_expand__SHIFT 0x7 #define CLIPPER_DEBUG_REG18__sm2_clip_vert_cnt_MASK 0x1f00 #define CLIPPER_DEBUG_REG18__sm2_clip_vert_cnt__SHIFT 0x8 #define CLIPPER_DEBUG_REG18__sm2_vertex_clip_cnt_MASK 0x3e000 #define CLIPPER_DEBUG_REG18__sm2_vertex_clip_cnt__SHIFT 0xd #define CLIPPER_DEBUG_REG18__sm2_inv_to_clip_data_valid_1_MASK 0x40000 #define CLIPPER_DEBUG_REG18__sm2_inv_to_clip_data_valid_1__SHIFT 0x12 #define CLIPPER_DEBUG_REG18__sm2_inv_to_clip_data_valid_0_MASK 0x80000 #define CLIPPER_DEBUG_REG18__sm2_inv_to_clip_data_valid_0__SHIFT 0x13 #define CLIPPER_DEBUG_REG18__sm2_current_state_MASK 0x7f00000 #define CLIPPER_DEBUG_REG18__sm2_current_state__SHIFT 0x14 #define CLIPPER_DEBUG_REG18__sm2_clip_to_clipga_clip_to_outsm_cnt_eq0_MASK 0x8000000 #define CLIPPER_DEBUG_REG18__sm2_clip_to_clipga_clip_to_outsm_cnt_eq0__SHIFT 0x1b #define CLIPPER_DEBUG_REG18__sm2_clip_to_outsm_fifo_full_MASK 0x10000000 #define CLIPPER_DEBUG_REG18__sm2_clip_to_outsm_fifo_full__SHIFT 0x1c #define CLIPPER_DEBUG_REG18__sm2_highest_priority_seq_MASK 0x20000000 #define CLIPPER_DEBUG_REG18__sm2_highest_priority_seq__SHIFT 0x1d #define CLIPPER_DEBUG_REG18__sm2_outputcliptoclipga_0_MASK 0x40000000 #define CLIPPER_DEBUG_REG18__sm2_outputcliptoclipga_0__SHIFT 0x1e #define CLIPPER_DEBUG_REG18__sm2_clprim_to_clip_prim_valid_MASK 0x80000000 #define CLIPPER_DEBUG_REG18__sm2_clprim_to_clip_prim_valid__SHIFT 0x1f #define CLIPPER_DEBUG_REG19__sm3_prim_end_state_MASK 0x7f #define CLIPPER_DEBUG_REG19__sm3_prim_end_state__SHIFT 0x0 #define CLIPPER_DEBUG_REG19__sm3_ps_expand_MASK 0x80 #define CLIPPER_DEBUG_REG19__sm3_ps_expand__SHIFT 0x7 #define CLIPPER_DEBUG_REG19__sm3_clip_vert_cnt_MASK 0x1f00 #define CLIPPER_DEBUG_REG19__sm3_clip_vert_cnt__SHIFT 0x8 #define CLIPPER_DEBUG_REG19__sm3_vertex_clip_cnt_MASK 0x3e000 #define CLIPPER_DEBUG_REG19__sm3_vertex_clip_cnt__SHIFT 0xd #define CLIPPER_DEBUG_REG19__sm3_inv_to_clip_data_valid_1_MASK 0x40000 #define CLIPPER_DEBUG_REG19__sm3_inv_to_clip_data_valid_1__SHIFT 0x12 #define CLIPPER_DEBUG_REG19__sm3_inv_to_clip_data_valid_0_MASK 0x80000 #define CLIPPER_DEBUG_REG19__sm3_inv_to_clip_data_valid_0__SHIFT 0x13 #define CLIPPER_DEBUG_REG19__sm3_current_state_MASK 0x7f00000 #define CLIPPER_DEBUG_REG19__sm3_current_state__SHIFT 0x14 #define CLIPPER_DEBUG_REG19__sm3_clip_to_clipga_clip_to_outsm_cnt_eq0_MASK 0x8000000 #define CLIPPER_DEBUG_REG19__sm3_clip_to_clipga_clip_to_outsm_cnt_eq0__SHIFT 0x1b #define CLIPPER_DEBUG_REG19__sm3_clip_to_outsm_fifo_full_MASK 0x10000000 #define CLIPPER_DEBUG_REG19__sm3_clip_to_outsm_fifo_full__SHIFT 0x1c #define CLIPPER_DEBUG_REG19__sm3_highest_priority_seq_MASK 0x20000000 #define CLIPPER_DEBUG_REG19__sm3_highest_priority_seq__SHIFT 0x1d #define CLIPPER_DEBUG_REG19__sm3_outputcliptoclipga_0_MASK 0x40000000 #define CLIPPER_DEBUG_REG19__sm3_outputcliptoclipga_0__SHIFT 0x1e #define CLIPPER_DEBUG_REG19__sm3_clprim_to_clip_prim_valid_MASK 0x80000000 #define CLIPPER_DEBUG_REG19__sm3_clprim_to_clip_prim_valid__SHIFT 0x1f #define SXIFCCG_DEBUG_REG0__position_address_MASK 0x3f #define SXIFCCG_DEBUG_REG0__position_address__SHIFT 0x0 #define SXIFCCG_DEBUG_REG0__point_address_MASK 0x1c0 #define SXIFCCG_DEBUG_REG0__point_address__SHIFT 0x6 #define SXIFCCG_DEBUG_REG0__sx_pending_rd_state_var_indx_MASK 0xe00 #define SXIFCCG_DEBUG_REG0__sx_pending_rd_state_var_indx__SHIFT 0x9 #define SXIFCCG_DEBUG_REG0__sx_pending_rd_req_mask_MASK 0xf000 #define SXIFCCG_DEBUG_REG0__sx_pending_rd_req_mask__SHIFT 0xc #define SXIFCCG_DEBUG_REG0__sx_pending_rd_pci_MASK 0x3ff0000 #define SXIFCCG_DEBUG_REG0__sx_pending_rd_pci__SHIFT 0x10 #define SXIFCCG_DEBUG_REG0__sx_pending_rd_aux_sel_MASK 0xc000000 #define SXIFCCG_DEBUG_REG0__sx_pending_rd_aux_sel__SHIFT 0x1a #define SXIFCCG_DEBUG_REG0__sx_pending_rd_sp_id_MASK 0x30000000 #define SXIFCCG_DEBUG_REG0__sx_pending_rd_sp_id__SHIFT 0x1c #define SXIFCCG_DEBUG_REG0__sx_pending_rd_aux_inc_MASK 0x40000000 #define SXIFCCG_DEBUG_REG0__sx_pending_rd_aux_inc__SHIFT 0x1e #define SXIFCCG_DEBUG_REG0__sx_pending_rd_advance_MASK 0x80000000 #define SXIFCCG_DEBUG_REG0__sx_pending_rd_advance__SHIFT 0x1f #define SXIFCCG_DEBUG_REG1__available_positions_MASK 0x7f #define SXIFCCG_DEBUG_REG1__available_positions__SHIFT 0x0 #define SXIFCCG_DEBUG_REG1__sx_receive_indx_MASK 0x380 #define SXIFCCG_DEBUG_REG1__sx_receive_indx__SHIFT 0x7 #define SXIFCCG_DEBUG_REG1__sx_pending_fifo_contents_MASK 0x7c00 #define SXIFCCG_DEBUG_REG1__sx_pending_fifo_contents__SHIFT 0xa #define SXIFCCG_DEBUG_REG1__statevar_bits_vs_out_misc_vec_ena_MASK 0x8000 #define SXIFCCG_DEBUG_REG1__statevar_bits_vs_out_misc_vec_ena__SHIFT 0xf #define SXIFCCG_DEBUG_REG1__statevar_bits_disable_sp_MASK 0xf0000 #define SXIFCCG_DEBUG_REG1__statevar_bits_disable_sp__SHIFT 0x10 #define SXIFCCG_DEBUG_REG1__aux_sel_MASK 0x300000 #define SXIFCCG_DEBUG_REG1__aux_sel__SHIFT 0x14 #define SXIFCCG_DEBUG_REG1__sx_to_pa_empty_1_MASK 0x400000 #define SXIFCCG_DEBUG_REG1__sx_to_pa_empty_1__SHIFT 0x16 #define SXIFCCG_DEBUG_REG1__sx_to_pa_empty_0_MASK 0x800000 #define SXIFCCG_DEBUG_REG1__sx_to_pa_empty_0__SHIFT 0x17 #define SXIFCCG_DEBUG_REG1__pasx_req_cnt_1_MASK 0xf000000 #define SXIFCCG_DEBUG_REG1__pasx_req_cnt_1__SHIFT 0x18 #define SXIFCCG_DEBUG_REG1__pasx_req_cnt_0_MASK 0xf0000000 #define SXIFCCG_DEBUG_REG1__pasx_req_cnt_0__SHIFT 0x1c #define SXIFCCG_DEBUG_REG2__param_cache_base_MASK 0x7f #define SXIFCCG_DEBUG_REG2__param_cache_base__SHIFT 0x0 #define SXIFCCG_DEBUG_REG2__sx_aux_MASK 0x180 #define SXIFCCG_DEBUG_REG2__sx_aux__SHIFT 0x7 #define SXIFCCG_DEBUG_REG2__sx_request_indx_MASK 0x7e00 #define SXIFCCG_DEBUG_REG2__sx_request_indx__SHIFT 0x9 #define SXIFCCG_DEBUG_REG2__req_active_verts_loaded_MASK 0x8000 #define SXIFCCG_DEBUG_REG2__req_active_verts_loaded__SHIFT 0xf #define SXIFCCG_DEBUG_REG2__req_active_verts_MASK 0x7f0000 #define SXIFCCG_DEBUG_REG2__req_active_verts__SHIFT 0x10 #define SXIFCCG_DEBUG_REG2__vgt_to_ccgen_state_var_indx_MASK 0x3800000 #define SXIFCCG_DEBUG_REG2__vgt_to_ccgen_state_var_indx__SHIFT 0x17 #define SXIFCCG_DEBUG_REG2__vgt_to_ccgen_active_verts_MASK 0xfc000000 #define SXIFCCG_DEBUG_REG2__vgt_to_ccgen_active_verts__SHIFT 0x1a #define SXIFCCG_DEBUG_REG3__ALWAYS_ZERO_MASK 0xff #define SXIFCCG_DEBUG_REG3__ALWAYS_ZERO__SHIFT 0x0 #define SXIFCCG_DEBUG_REG3__vertex_fifo_entriesavailable_MASK 0xf00 #define SXIFCCG_DEBUG_REG3__vertex_fifo_entriesavailable__SHIFT 0x8 #define SXIFCCG_DEBUG_REG3__statevar_bits_vs_out_ccdist1_vec_ena_MASK 0x1000 #define SXIFCCG_DEBUG_REG3__statevar_bits_vs_out_ccdist1_vec_ena__SHIFT 0xc #define SXIFCCG_DEBUG_REG3__statevar_bits_vs_out_ccdist0_vec_ena_MASK 0x2000 #define SXIFCCG_DEBUG_REG3__statevar_bits_vs_out_ccdist0_vec_ena__SHIFT 0xd #define SXIFCCG_DEBUG_REG3__available_positions_MASK 0x1fc000 #define SXIFCCG_DEBUG_REG3__available_positions__SHIFT 0xe #define SXIFCCG_DEBUG_REG3__current_state_MASK 0x600000 #define SXIFCCG_DEBUG_REG3__current_state__SHIFT 0x15 #define SXIFCCG_DEBUG_REG3__vertex_fifo_empty_MASK 0x800000 #define SXIFCCG_DEBUG_REG3__vertex_fifo_empty__SHIFT 0x17 #define SXIFCCG_DEBUG_REG3__vertex_fifo_full_MASK 0x1000000 #define SXIFCCG_DEBUG_REG3__vertex_fifo_full__SHIFT 0x18 #define SXIFCCG_DEBUG_REG3__sx0_receive_fifo_empty_MASK 0x2000000 #define SXIFCCG_DEBUG_REG3__sx0_receive_fifo_empty__SHIFT 0x19 #define SXIFCCG_DEBUG_REG3__sx0_receive_fifo_full_MASK 0x4000000 #define SXIFCCG_DEBUG_REG3__sx0_receive_fifo_full__SHIFT 0x1a #define SXIFCCG_DEBUG_REG3__vgt_to_ccgen_fifo_empty_MASK 0x8000000 #define SXIFCCG_DEBUG_REG3__vgt_to_ccgen_fifo_empty__SHIFT 0x1b #define SXIFCCG_DEBUG_REG3__vgt_to_ccgen_fifo_full_MASK 0x10000000 #define SXIFCCG_DEBUG_REG3__vgt_to_ccgen_fifo_full__SHIFT 0x1c #define SXIFCCG_DEBUG_REG3__ccgen_to_clipcc_fifo_full_MASK 0x20000000 #define SXIFCCG_DEBUG_REG3__ccgen_to_clipcc_fifo_full__SHIFT 0x1d #define SXIFCCG_DEBUG_REG3__sx0_receive_fifo_write_MASK 0x40000000 #define SXIFCCG_DEBUG_REG3__sx0_receive_fifo_write__SHIFT 0x1e #define SXIFCCG_DEBUG_REG3__ccgen_to_clipcc_write_MASK 0x80000000 #define SXIFCCG_DEBUG_REG3__ccgen_to_clipcc_write__SHIFT 0x1f #define SETUP_DEBUG_REG0__su_baryc_cntl_state_MASK 0x3 #define SETUP_DEBUG_REG0__su_baryc_cntl_state__SHIFT 0x0 #define SETUP_DEBUG_REG0__su_cntl_state_MASK 0x3c #define SETUP_DEBUG_REG0__su_cntl_state__SHIFT 0x2 #define SETUP_DEBUG_REG0__pmode_state_MASK 0x3f00 #define SETUP_DEBUG_REG0__pmode_state__SHIFT 0x8 #define SETUP_DEBUG_REG0__ge_stallb_MASK 0x4000 #define SETUP_DEBUG_REG0__ge_stallb__SHIFT 0xe #define SETUP_DEBUG_REG0__geom_enable_MASK 0x8000 #define SETUP_DEBUG_REG0__geom_enable__SHIFT 0xf #define SETUP_DEBUG_REG0__su_clip_baryc_free_MASK 0x30000 #define SETUP_DEBUG_REG0__su_clip_baryc_free__SHIFT 0x10 #define SETUP_DEBUG_REG0__su_clip_rtr_MASK 0x40000 #define SETUP_DEBUG_REG0__su_clip_rtr__SHIFT 0x12 #define SETUP_DEBUG_REG0__pfifo_busy_MASK 0x80000 #define SETUP_DEBUG_REG0__pfifo_busy__SHIFT 0x13 #define SETUP_DEBUG_REG0__su_cntl_busy_MASK 0x100000 #define SETUP_DEBUG_REG0__su_cntl_busy__SHIFT 0x14 #define SETUP_DEBUG_REG0__geom_busy_MASK 0x200000 #define SETUP_DEBUG_REG0__geom_busy__SHIFT 0x15 #define SETUP_DEBUG_REG0__event_id_gated_MASK 0xfc00000 #define SETUP_DEBUG_REG0__event_id_gated__SHIFT 0x16 #define SETUP_DEBUG_REG0__event_gated_MASK 0x10000000 #define SETUP_DEBUG_REG0__event_gated__SHIFT 0x1c #define SETUP_DEBUG_REG0__pmode_prim_gated_MASK 0x20000000 #define SETUP_DEBUG_REG0__pmode_prim_gated__SHIFT 0x1d #define SETUP_DEBUG_REG0__su_dyn_sclk_vld_MASK 0x40000000 #define SETUP_DEBUG_REG0__su_dyn_sclk_vld__SHIFT 0x1e #define SETUP_DEBUG_REG0__cl_dyn_sclk_vld_MASK 0x80000000 #define SETUP_DEBUG_REG0__cl_dyn_sclk_vld__SHIFT 0x1f #define SETUP_DEBUG_REG1__y_sort0_gated_23_8_MASK 0xffff #define SETUP_DEBUG_REG1__y_sort0_gated_23_8__SHIFT 0x0 #define SETUP_DEBUG_REG1__x_sort0_gated_23_8_MASK 0xffff0000 #define SETUP_DEBUG_REG1__x_sort0_gated_23_8__SHIFT 0x10 #define SETUP_DEBUG_REG2__y_sort1_gated_23_8_MASK 0xffff #define SETUP_DEBUG_REG2__y_sort1_gated_23_8__SHIFT 0x0 #define SETUP_DEBUG_REG2__x_sort1_gated_23_8_MASK 0xffff0000 #define SETUP_DEBUG_REG2__x_sort1_gated_23_8__SHIFT 0x10 #define SETUP_DEBUG_REG3__y_sort2_gated_23_8_MASK 0xffff #define SETUP_DEBUG_REG3__y_sort2_gated_23_8__SHIFT 0x0 #define SETUP_DEBUG_REG3__x_sort2_gated_23_8_MASK 0xffff0000 #define SETUP_DEBUG_REG3__x_sort2_gated_23_8__SHIFT 0x10 #define SETUP_DEBUG_REG4__attr_indx_sort0_gated_MASK 0x3fff #define SETUP_DEBUG_REG4__attr_indx_sort0_gated__SHIFT 0x0 #define SETUP_DEBUG_REG4__null_prim_gated_MASK 0x4000 #define SETUP_DEBUG_REG4__null_prim_gated__SHIFT 0xe #define SETUP_DEBUG_REG4__backfacing_gated_MASK 0x8000 #define SETUP_DEBUG_REG4__backfacing_gated__SHIFT 0xf #define SETUP_DEBUG_REG4__st_indx_gated_MASK 0x70000 #define SETUP_DEBUG_REG4__st_indx_gated__SHIFT 0x10 #define SETUP_DEBUG_REG4__clipped_gated_MASK 0x80000 #define SETUP_DEBUG_REG4__clipped_gated__SHIFT 0x13 #define SETUP_DEBUG_REG4__dealloc_slot_gated_MASK 0x700000 #define SETUP_DEBUG_REG4__dealloc_slot_gated__SHIFT 0x14 #define SETUP_DEBUG_REG4__xmajor_gated_MASK 0x800000 #define SETUP_DEBUG_REG4__xmajor_gated__SHIFT 0x17 #define SETUP_DEBUG_REG4__diamond_rule_gated_MASK 0x3000000 #define SETUP_DEBUG_REG4__diamond_rule_gated__SHIFT 0x18 #define SETUP_DEBUG_REG4__type_gated_MASK 0x1c000000 #define SETUP_DEBUG_REG4__type_gated__SHIFT 0x1a #define SETUP_DEBUG_REG4__fpov_gated_MASK 0x60000000 #define SETUP_DEBUG_REG4__fpov_gated__SHIFT 0x1d #define SETUP_DEBUG_REG4__eop_gated_MASK 0x80000000 #define SETUP_DEBUG_REG4__eop_gated__SHIFT 0x1f #define SETUP_DEBUG_REG5__attr_indx_sort2_gated_MASK 0x3fff #define SETUP_DEBUG_REG5__attr_indx_sort2_gated__SHIFT 0x0 #define SETUP_DEBUG_REG5__attr_indx_sort1_gated_MASK 0xfffc000 #define SETUP_DEBUG_REG5__attr_indx_sort1_gated__SHIFT 0xe #define SETUP_DEBUG_REG5__provoking_vtx_gated_MASK 0x30000000 #define SETUP_DEBUG_REG5__provoking_vtx_gated__SHIFT 0x1c #define SETUP_DEBUG_REG5__valid_prim_gated_MASK 0x40000000 #define SETUP_DEBUG_REG5__valid_prim_gated__SHIFT 0x1e #define SETUP_DEBUG_REG5__pa_reg_sclk_vld_MASK 0x80000000 #define SETUP_DEBUG_REG5__pa_reg_sclk_vld__SHIFT 0x1f #define PA_SC_DEBUG_REG0__REG0_FIELD0_MASK 0x3 #define PA_SC_DEBUG_REG0__REG0_FIELD0__SHIFT 0x0 #define PA_SC_DEBUG_REG0__REG0_FIELD1_MASK 0xc #define PA_SC_DEBUG_REG0__REG0_FIELD1__SHIFT 0x2 #define PA_SC_DEBUG_REG1__REG1_FIELD0_MASK 0x3 #define PA_SC_DEBUG_REG1__REG1_FIELD0__SHIFT 0x0 #define PA_SC_DEBUG_REG1__REG1_FIELD1_MASK 0xc #define PA_SC_DEBUG_REG1__REG1_FIELD1__SHIFT 0x2 #define COMPUTE_DISPATCH_INITIATOR__COMPUTE_SHADER_EN_MASK 0x1 #define COMPUTE_DISPATCH_INITIATOR__COMPUTE_SHADER_EN__SHIFT 0x0 #define COMPUTE_DISPATCH_INITIATOR__PARTIAL_TG_EN_MASK 0x2 #define COMPUTE_DISPATCH_INITIATOR__PARTIAL_TG_EN__SHIFT 0x1 #define COMPUTE_DISPATCH_INITIATOR__FORCE_START_AT_000_MASK 0x4 #define COMPUTE_DISPATCH_INITIATOR__FORCE_START_AT_000__SHIFT 0x2 #define COMPUTE_DISPATCH_INITIATOR__ORDERED_APPEND_ENBL_MASK 0x8 #define COMPUTE_DISPATCH_INITIATOR__ORDERED_APPEND_ENBL__SHIFT 0x3 #define COMPUTE_DISPATCH_INITIATOR__ORDERED_APPEND_MODE_MASK 0x10 #define COMPUTE_DISPATCH_INITIATOR__ORDERED_APPEND_MODE__SHIFT 0x4 #define COMPUTE_DISPATCH_INITIATOR__USE_THREAD_DIMENSIONS_MASK 0x20 #define COMPUTE_DISPATCH_INITIATOR__USE_THREAD_DIMENSIONS__SHIFT 0x5 #define COMPUTE_DISPATCH_INITIATOR__ORDER_MODE_MASK 0x40 #define COMPUTE_DISPATCH_INITIATOR__ORDER_MODE__SHIFT 0x6 #define COMPUTE_DISPATCH_INITIATOR__DISPATCH_CACHE_CNTL_MASK 0x380 #define COMPUTE_DISPATCH_INITIATOR__DISPATCH_CACHE_CNTL__SHIFT 0x7 #define COMPUTE_DISPATCH_INITIATOR__SCALAR_L1_INV_VOL_MASK 0x400 #define COMPUTE_DISPATCH_INITIATOR__SCALAR_L1_INV_VOL__SHIFT 0xa #define COMPUTE_DISPATCH_INITIATOR__VECTOR_L1_INV_VOL_MASK 0x800 #define COMPUTE_DISPATCH_INITIATOR__VECTOR_L1_INV_VOL__SHIFT 0xb #define COMPUTE_DISPATCH_INITIATOR__DATA_ATC_MASK 0x1000 #define COMPUTE_DISPATCH_INITIATOR__DATA_ATC__SHIFT 0xc #define COMPUTE_DISPATCH_INITIATOR__RESTORE_MASK 0x4000 #define COMPUTE_DISPATCH_INITIATOR__RESTORE__SHIFT 0xe #define COMPUTE_DIM_X__SIZE_MASK 0xffffffff #define COMPUTE_DIM_X__SIZE__SHIFT 0x0 #define COMPUTE_DIM_Y__SIZE_MASK 0xffffffff #define COMPUTE_DIM_Y__SIZE__SHIFT 0x0 #define COMPUTE_DIM_Z__SIZE_MASK 0xffffffff #define COMPUTE_DIM_Z__SIZE__SHIFT 0x0 #define COMPUTE_START_X__START_MASK 0xffffffff #define COMPUTE_START_X__START__SHIFT 0x0 #define COMPUTE_START_Y__START_MASK 0xffffffff #define COMPUTE_START_Y__START__SHIFT 0x0 #define COMPUTE_START_Z__START_MASK 0xffffffff #define COMPUTE_START_Z__START__SHIFT 0x0 #define COMPUTE_NUM_THREAD_X__NUM_THREAD_FULL_MASK 0xffff #define COMPUTE_NUM_THREAD_X__NUM_THREAD_FULL__SHIFT 0x0 #define COMPUTE_NUM_THREAD_X__NUM_THREAD_PARTIAL_MASK 0xffff0000 #define COMPUTE_NUM_THREAD_X__NUM_THREAD_PARTIAL__SHIFT 0x10 #define COMPUTE_NUM_THREAD_Y__NUM_THREAD_FULL_MASK 0xffff #define COMPUTE_NUM_THREAD_Y__NUM_THREAD_FULL__SHIFT 0x0 #define COMPUTE_NUM_THREAD_Y__NUM_THREAD_PARTIAL_MASK 0xffff0000 #define COMPUTE_NUM_THREAD_Y__NUM_THREAD_PARTIAL__SHIFT 0x10 #define COMPUTE_NUM_THREAD_Z__NUM_THREAD_FULL_MASK 0xffff #define COMPUTE_NUM_THREAD_Z__NUM_THREAD_FULL__SHIFT 0x0 #define COMPUTE_NUM_THREAD_Z__NUM_THREAD_PARTIAL_MASK 0xffff0000 #define COMPUTE_NUM_THREAD_Z__NUM_THREAD_PARTIAL__SHIFT 0x10 #define COMPUTE_PIPELINESTAT_ENABLE__PIPELINESTAT_ENABLE_MASK 0x1 #define COMPUTE_PIPELINESTAT_ENABLE__PIPELINESTAT_ENABLE__SHIFT 0x0 #define COMPUTE_PERFCOUNT_ENABLE__PERFCOUNT_ENABLE_MASK 0x1 #define COMPUTE_PERFCOUNT_ENABLE__PERFCOUNT_ENABLE__SHIFT 0x0 #define COMPUTE_PGM_LO__DATA_MASK 0xffffffff #define COMPUTE_PGM_LO__DATA__SHIFT 0x0 #define COMPUTE_PGM_HI__DATA_MASK 0xff #define COMPUTE_PGM_HI__DATA__SHIFT 0x0 #define COMPUTE_PGM_HI__INST_ATC_MASK 0x100 #define COMPUTE_PGM_HI__INST_ATC__SHIFT 0x8 #define COMPUTE_TBA_LO__DATA_MASK 0xffffffff #define COMPUTE_TBA_LO__DATA__SHIFT 0x0 #define COMPUTE_TBA_HI__DATA_MASK 0xff #define COMPUTE_TBA_HI__DATA__SHIFT 0x0 #define COMPUTE_TMA_LO__DATA_MASK 0xffffffff #define COMPUTE_TMA_LO__DATA__SHIFT 0x0 #define COMPUTE_TMA_HI__DATA_MASK 0xff #define COMPUTE_TMA_HI__DATA__SHIFT 0x0 #define COMPUTE_PGM_RSRC1__VGPRS_MASK 0x3f #define COMPUTE_PGM_RSRC1__VGPRS__SHIFT 0x0 #define COMPUTE_PGM_RSRC1__SGPRS_MASK 0x3c0 #define COMPUTE_PGM_RSRC1__SGPRS__SHIFT 0x6 #define COMPUTE_PGM_RSRC1__PRIORITY_MASK 0xc00 #define COMPUTE_PGM_RSRC1__PRIORITY__SHIFT 0xa #define COMPUTE_PGM_RSRC1__FLOAT_MODE_MASK 0xff000 #define COMPUTE_PGM_RSRC1__FLOAT_MODE__SHIFT 0xc #define COMPUTE_PGM_RSRC1__PRIV_MASK 0x100000 #define COMPUTE_PGM_RSRC1__PRIV__SHIFT 0x14 #define COMPUTE_PGM_RSRC1__DX10_CLAMP_MASK 0x200000 #define COMPUTE_PGM_RSRC1__DX10_CLAMP__SHIFT 0x15 #define COMPUTE_PGM_RSRC1__DEBUG_MODE_MASK 0x400000 #define COMPUTE_PGM_RSRC1__DEBUG_MODE__SHIFT 0x16 #define COMPUTE_PGM_RSRC1__IEEE_MODE_MASK 0x800000 #define COMPUTE_PGM_RSRC1__IEEE_MODE__SHIFT 0x17 #define COMPUTE_PGM_RSRC1__BULKY_MASK 0x1000000 #define COMPUTE_PGM_RSRC1__BULKY__SHIFT 0x18 #define COMPUTE_PGM_RSRC1__CDBG_USER_MASK 0x2000000 #define COMPUTE_PGM_RSRC1__CDBG_USER__SHIFT 0x19 #define COMPUTE_PGM_RSRC2__SCRATCH_EN_MASK 0x1 #define COMPUTE_PGM_RSRC2__SCRATCH_EN__SHIFT 0x0 #define COMPUTE_PGM_RSRC2__USER_SGPR_MASK 0x3e #define COMPUTE_PGM_RSRC2__USER_SGPR__SHIFT 0x1 #define COMPUTE_PGM_RSRC2__TRAP_PRESENT_MASK 0x40 #define COMPUTE_PGM_RSRC2__TRAP_PRESENT__SHIFT 0x6 #define COMPUTE_PGM_RSRC2__TGID_X_EN_MASK 0x80 #define COMPUTE_PGM_RSRC2__TGID_X_EN__SHIFT 0x7 #define COMPUTE_PGM_RSRC2__TGID_Y_EN_MASK 0x100 #define COMPUTE_PGM_RSRC2__TGID_Y_EN__SHIFT 0x8 #define COMPUTE_PGM_RSRC2__TGID_Z_EN_MASK 0x200 #define COMPUTE_PGM_RSRC2__TGID_Z_EN__SHIFT 0x9 #define COMPUTE_PGM_RSRC2__TG_SIZE_EN_MASK 0x400 #define COMPUTE_PGM_RSRC2__TG_SIZE_EN__SHIFT 0xa #define COMPUTE_PGM_RSRC2__TIDIG_COMP_CNT_MASK 0x1800 #define COMPUTE_PGM_RSRC2__TIDIG_COMP_CNT__SHIFT 0xb #define COMPUTE_PGM_RSRC2__EXCP_EN_MSB_MASK 0x6000 #define COMPUTE_PGM_RSRC2__EXCP_EN_MSB__SHIFT 0xd #define COMPUTE_PGM_RSRC2__LDS_SIZE_MASK 0xff8000 #define COMPUTE_PGM_RSRC2__LDS_SIZE__SHIFT 0xf #define COMPUTE_PGM_RSRC2__EXCP_EN_MASK 0x7f000000 #define COMPUTE_PGM_RSRC2__EXCP_EN__SHIFT 0x18 #define COMPUTE_VMID__DATA_MASK 0xf #define COMPUTE_VMID__DATA__SHIFT 0x0 #define COMPUTE_RESOURCE_LIMITS__WAVES_PER_SH_MASK 0x3ff #define COMPUTE_RESOURCE_LIMITS__WAVES_PER_SH__SHIFT 0x0 #define COMPUTE_RESOURCE_LIMITS__TG_PER_CU_MASK 0xf000 #define COMPUTE_RESOURCE_LIMITS__TG_PER_CU__SHIFT 0xc #define COMPUTE_RESOURCE_LIMITS__LOCK_THRESHOLD_MASK 0x3f0000 #define COMPUTE_RESOURCE_LIMITS__LOCK_THRESHOLD__SHIFT 0x10 #define COMPUTE_RESOURCE_LIMITS__SIMD_DEST_CNTL_MASK 0x400000 #define COMPUTE_RESOURCE_LIMITS__SIMD_DEST_CNTL__SHIFT 0x16 #define COMPUTE_RESOURCE_LIMITS__FORCE_SIMD_DIST_MASK 0x800000 #define COMPUTE_RESOURCE_LIMITS__FORCE_SIMD_DIST__SHIFT 0x17 #define COMPUTE_RESOURCE_LIMITS__CU_GROUP_COUNT_MASK 0x7000000 #define COMPUTE_RESOURCE_LIMITS__CU_GROUP_COUNT__SHIFT 0x18 #define COMPUTE_STATIC_THREAD_MGMT_SE0__SH0_CU_EN_MASK 0xffff #define COMPUTE_STATIC_THREAD_MGMT_SE0__SH0_CU_EN__SHIFT 0x0 #define COMPUTE_STATIC_THREAD_MGMT_SE0__SH1_CU_EN_MASK 0xffff0000 #define COMPUTE_STATIC_THREAD_MGMT_SE0__SH1_CU_EN__SHIFT 0x10 #define COMPUTE_STATIC_THREAD_MGMT_SE1__SH0_CU_EN_MASK 0xffff #define COMPUTE_STATIC_THREAD_MGMT_SE1__SH0_CU_EN__SHIFT 0x0 #define COMPUTE_STATIC_THREAD_MGMT_SE1__SH1_CU_EN_MASK 0xffff0000 #define COMPUTE_STATIC_THREAD_MGMT_SE1__SH1_CU_EN__SHIFT 0x10 #define COMPUTE_TMPRING_SIZE__WAVES_MASK 0xfff #define COMPUTE_TMPRING_SIZE__WAVES__SHIFT 0x0 #define COMPUTE_TMPRING_SIZE__WAVESIZE_MASK 0x1fff000 #define COMPUTE_TMPRING_SIZE__WAVESIZE__SHIFT 0xc #define COMPUTE_STATIC_THREAD_MGMT_SE2__SH0_CU_EN_MASK 0xffff #define COMPUTE_STATIC_THREAD_MGMT_SE2__SH0_CU_EN__SHIFT 0x0 #define COMPUTE_STATIC_THREAD_MGMT_SE2__SH1_CU_EN_MASK 0xffff0000 #define COMPUTE_STATIC_THREAD_MGMT_SE2__SH1_CU_EN__SHIFT 0x10 #define COMPUTE_STATIC_THREAD_MGMT_SE3__SH0_CU_EN_MASK 0xffff #define COMPUTE_STATIC_THREAD_MGMT_SE3__SH0_CU_EN__SHIFT 0x0 #define COMPUTE_STATIC_THREAD_MGMT_SE3__SH1_CU_EN_MASK 0xffff0000 #define COMPUTE_STATIC_THREAD_MGMT_SE3__SH1_CU_EN__SHIFT 0x10 #define COMPUTE_RESTART_X__RESTART_MASK 0xffffffff #define COMPUTE_RESTART_X__RESTART__SHIFT 0x0 #define COMPUTE_RESTART_Y__RESTART_MASK 0xffffffff #define COMPUTE_RESTART_Y__RESTART__SHIFT 0x0 #define COMPUTE_RESTART_Z__RESTART_MASK 0xffffffff #define COMPUTE_RESTART_Z__RESTART__SHIFT 0x0 #define COMPUTE_THREAD_TRACE_ENABLE__THREAD_TRACE_ENABLE_MASK 0x1 #define COMPUTE_THREAD_TRACE_ENABLE__THREAD_TRACE_ENABLE__SHIFT 0x0 #define COMPUTE_MISC_RESERVED__SEND_SEID_MASK 0x3 #define COMPUTE_MISC_RESERVED__SEND_SEID__SHIFT 0x0 #define COMPUTE_MISC_RESERVED__RESERVED2_MASK 0x4 #define COMPUTE_MISC_RESERVED__RESERVED2__SHIFT 0x2 #define COMPUTE_MISC_RESERVED__RESERVED3_MASK 0x8 #define COMPUTE_MISC_RESERVED__RESERVED3__SHIFT 0x3 #define COMPUTE_MISC_RESERVED__RESERVED4_MASK 0x10 #define COMPUTE_MISC_RESERVED__RESERVED4__SHIFT 0x4 #define COMPUTE_MISC_RESERVED__WAVE_ID_BASE_MASK 0x1ffe0 #define COMPUTE_MISC_RESERVED__WAVE_ID_BASE__SHIFT 0x5 #define COMPUTE_DISPATCH_ID__DISPATCH_ID_MASK 0xffffffff #define COMPUTE_DISPATCH_ID__DISPATCH_ID__SHIFT 0x0 #define COMPUTE_THREADGROUP_ID__THREADGROUP_ID_MASK 0xffffffff #define COMPUTE_THREADGROUP_ID__THREADGROUP_ID__SHIFT 0x0 #define COMPUTE_RELAUNCH__PAYLOAD_MASK 0x3fffffff #define COMPUTE_RELAUNCH__PAYLOAD__SHIFT 0x0 #define COMPUTE_RELAUNCH__IS_EVENT_MASK 0x40000000 #define COMPUTE_RELAUNCH__IS_EVENT__SHIFT 0x1e #define COMPUTE_RELAUNCH__IS_STATE_MASK 0x80000000 #define COMPUTE_RELAUNCH__IS_STATE__SHIFT 0x1f #define COMPUTE_WAVE_RESTORE_ADDR_LO__ADDR_MASK 0xffffffff #define COMPUTE_WAVE_RESTORE_ADDR_LO__ADDR__SHIFT 0x0 #define COMPUTE_WAVE_RESTORE_ADDR_HI__ADDR_MASK 0xffff #define COMPUTE_WAVE_RESTORE_ADDR_HI__ADDR__SHIFT 0x0 #define COMPUTE_WAVE_RESTORE_CONTROL__ATC_MASK 0x1 #define COMPUTE_WAVE_RESTORE_CONTROL__ATC__SHIFT 0x0 #define COMPUTE_WAVE_RESTORE_CONTROL__MTYPE_MASK 0x6 #define COMPUTE_WAVE_RESTORE_CONTROL__MTYPE__SHIFT 0x1 #define COMPUTE_USER_DATA_0__DATA_MASK 0xffffffff #define COMPUTE_USER_DATA_0__DATA__SHIFT 0x0 #define COMPUTE_USER_DATA_1__DATA_MASK 0xffffffff #define COMPUTE_USER_DATA_1__DATA__SHIFT 0x0 #define COMPUTE_USER_DATA_2__DATA_MASK 0xffffffff #define COMPUTE_USER_DATA_2__DATA__SHIFT 0x0 #define COMPUTE_USER_DATA_3__DATA_MASK 0xffffffff #define COMPUTE_USER_DATA_3__DATA__SHIFT 0x0 #define COMPUTE_USER_DATA_4__DATA_MASK 0xffffffff #define COMPUTE_USER_DATA_4__DATA__SHIFT 0x0 #define COMPUTE_USER_DATA_5__DATA_MASK 0xffffffff #define COMPUTE_USER_DATA_5__DATA__SHIFT 0x0 #define COMPUTE_USER_DATA_6__DATA_MASK 0xffffffff #define COMPUTE_USER_DATA_6__DATA__SHIFT 0x0 #define COMPUTE_USER_DATA_7__DATA_MASK 0xffffffff #define COMPUTE_USER_DATA_7__DATA__SHIFT 0x0 #define COMPUTE_USER_DATA_8__DATA_MASK 0xffffffff #define COMPUTE_USER_DATA_8__DATA__SHIFT 0x0 #define COMPUTE_USER_DATA_9__DATA_MASK 0xffffffff #define COMPUTE_USER_DATA_9__DATA__SHIFT 0x0 #define COMPUTE_USER_DATA_10__DATA_MASK 0xffffffff #define COMPUTE_USER_DATA_10__DATA__SHIFT 0x0 #define COMPUTE_USER_DATA_11__DATA_MASK 0xffffffff #define COMPUTE_USER_DATA_11__DATA__SHIFT 0x0 #define COMPUTE_USER_DATA_12__DATA_MASK 0xffffffff #define COMPUTE_USER_DATA_12__DATA__SHIFT 0x0 #define COMPUTE_USER_DATA_13__DATA_MASK 0xffffffff #define COMPUTE_USER_DATA_13__DATA__SHIFT 0x0 #define COMPUTE_USER_DATA_14__DATA_MASK 0xffffffff #define COMPUTE_USER_DATA_14__DATA__SHIFT 0x0 #define COMPUTE_USER_DATA_15__DATA_MASK 0xffffffff #define COMPUTE_USER_DATA_15__DATA__SHIFT 0x0 #define COMPUTE_NOWHERE__DATA_MASK 0xffffffff #define COMPUTE_NOWHERE__DATA__SHIFT 0x0 #define CSPRIV_CONNECT__DOORBELL_OFFSET_MASK 0x1fffff #define CSPRIV_CONNECT__DOORBELL_OFFSET__SHIFT 0x0 #define CSPRIV_CONNECT__QUEUE_ID_MASK 0xe00000 #define CSPRIV_CONNECT__QUEUE_ID__SHIFT 0x15 #define CSPRIV_CONNECT__VMID_MASK 0x3c000000 #define CSPRIV_CONNECT__VMID__SHIFT 0x1a #define CSPRIV_CONNECT__UNORD_DISP_MASK 0x80000000 #define CSPRIV_CONNECT__UNORD_DISP__SHIFT 0x1f #define CSPRIV_THREAD_TRACE_TG0__TGID_X_MASK 0xffffffff #define CSPRIV_THREAD_TRACE_TG0__TGID_X__SHIFT 0x0 #define CSPRIV_THREAD_TRACE_TG1__TGID_Y_MASK 0xffffffff #define CSPRIV_THREAD_TRACE_TG1__TGID_Y__SHIFT 0x0 #define CSPRIV_THREAD_TRACE_TG2__TGID_Z_MASK 0xffffffff #define CSPRIV_THREAD_TRACE_TG2__TGID_Z__SHIFT 0x0 #define CSPRIV_THREAD_TRACE_TG3__WAVE_ID_BASE_MASK 0xfff #define CSPRIV_THREAD_TRACE_TG3__WAVE_ID_BASE__SHIFT 0x0 #define CSPRIV_THREAD_TRACE_TG3__THREADS_IN_GROUP_MASK 0xfff000 #define CSPRIV_THREAD_TRACE_TG3__THREADS_IN_GROUP__SHIFT 0xc #define CSPRIV_THREAD_TRACE_TG3__PARTIAL_X_FLAG_MASK 0x1000000 #define CSPRIV_THREAD_TRACE_TG3__PARTIAL_X_FLAG__SHIFT 0x18 #define CSPRIV_THREAD_TRACE_TG3__PARTIAL_Y_FLAG_MASK 0x2000000 #define CSPRIV_THREAD_TRACE_TG3__PARTIAL_Y_FLAG__SHIFT 0x19 #define CSPRIV_THREAD_TRACE_TG3__PARTIAL_Z_FLAG_MASK 0x4000000 #define CSPRIV_THREAD_TRACE_TG3__PARTIAL_Z_FLAG__SHIFT 0x1a #define CSPRIV_THREAD_TRACE_TG3__LAST_TG_MASK 0x8000000 #define CSPRIV_THREAD_TRACE_TG3__LAST_TG__SHIFT 0x1b #define CSPRIV_THREAD_TRACE_TG3__FIRST_TG_MASK 0x10000000 #define CSPRIV_THREAD_TRACE_TG3__FIRST_TG__SHIFT 0x1c #define CSPRIV_THREAD_TRACE_EVENT__EVENT_ID_MASK 0x1f #define CSPRIV_THREAD_TRACE_EVENT__EVENT_ID__SHIFT 0x0 #define RLC_CNTL__RLC_ENABLE_F32_MASK 0x1 #define RLC_CNTL__RLC_ENABLE_F32__SHIFT 0x0 #define RLC_CNTL__FORCE_RETRY_MASK 0x2 #define RLC_CNTL__FORCE_RETRY__SHIFT 0x1 #define RLC_CNTL__READ_CACHE_DISABLE_MASK 0x4 #define RLC_CNTL__READ_CACHE_DISABLE__SHIFT 0x2 #define RLC_CNTL__RLC_STEP_F32_MASK 0x8 #define RLC_CNTL__RLC_STEP_F32__SHIFT 0x3 #define RLC_CNTL__SOFT_RESET_DEBUG_MODE_MASK 0x10 #define RLC_CNTL__SOFT_RESET_DEBUG_MODE__SHIFT 0x4 #define RLC_CNTL__RESERVED_MASK 0xffffff00 #define RLC_CNTL__RESERVED__SHIFT 0x8 #define RLC_DEBUG_SELECT__SELECT_MASK 0xff #define RLC_DEBUG_SELECT__SELECT__SHIFT 0x0 #define RLC_DEBUG_SELECT__RESERVED_MASK 0xffffff00 #define RLC_DEBUG_SELECT__RESERVED__SHIFT 0x8 #define RLC_DEBUG__DATA_MASK 0xffffffff #define RLC_DEBUG__DATA__SHIFT 0x0 #define RLC_MC_CNTL__WRREQ_SWAP_MASK 0x3 #define RLC_MC_CNTL__WRREQ_SWAP__SHIFT 0x0 #define RLC_MC_CNTL__WRREQ_TRAN_MASK 0x4 #define RLC_MC_CNTL__WRREQ_TRAN__SHIFT 0x2 #define RLC_MC_CNTL__WRREQ_PRIV_MASK 0x8 #define RLC_MC_CNTL__WRREQ_PRIV__SHIFT 0x3 #define RLC_MC_CNTL__WRNFO_STALL_MASK 0x10 #define RLC_MC_CNTL__WRNFO_STALL__SHIFT 0x4 #define RLC_MC_CNTL__WRNFO_URG_MASK 0x1e0 #define RLC_MC_CNTL__WRNFO_URG__SHIFT 0x5 #define RLC_MC_CNTL__WRREQ_DW_IMASK_MASK 0x1e00 #define RLC_MC_CNTL__WRREQ_DW_IMASK__SHIFT 0x9 #define RLC_MC_CNTL__RESERVED_B_MASK 0xfe000 #define RLC_MC_CNTL__RESERVED_B__SHIFT 0xd #define RLC_MC_CNTL__RDNFO_URG_MASK 0xf00000 #define RLC_MC_CNTL__RDNFO_URG__SHIFT 0x14 #define RLC_MC_CNTL__RDREQ_SWAP_MASK 0x3000000 #define RLC_MC_CNTL__RDREQ_SWAP__SHIFT 0x18 #define RLC_MC_CNTL__RDREQ_TRAN_MASK 0x4000000 #define RLC_MC_CNTL__RDREQ_TRAN__SHIFT 0x1a #define RLC_MC_CNTL__RDREQ_PRIV_MASK 0x8000000 #define RLC_MC_CNTL__RDREQ_PRIV__SHIFT 0x1b #define RLC_MC_CNTL__RDNFO_STALL_MASK 0x10000000 #define RLC_MC_CNTL__RDNFO_STALL__SHIFT 0x1c #define RLC_MC_CNTL__RESERVED_MASK 0xe0000000 #define RLC_MC_CNTL__RESERVED__SHIFT 0x1d #define RLC_STAT__RLC_BUSY_MASK 0x1 #define RLC_STAT__RLC_BUSY__SHIFT 0x0 #define RLC_STAT__RLC_GPM_BUSY_MASK 0x2 #define RLC_STAT__RLC_GPM_BUSY__SHIFT 0x1 #define RLC_STAT__RLC_SPM_BUSY_MASK 0x4 #define RLC_STAT__RLC_SPM_BUSY__SHIFT 0x2 #define RLC_STAT__RESERVED_MASK 0xfffffff8 #define RLC_STAT__RESERVED__SHIFT 0x3 #define RLC_SAFE_MODE__CMD_MASK 0x1 #define RLC_SAFE_MODE__CMD__SHIFT 0x0 #define RLC_SAFE_MODE__MESSAGE_MASK 0x1e #define RLC_SAFE_MODE__MESSAGE__SHIFT 0x1 #define RLC_SAFE_MODE__RESERVED1_MASK 0xe0 #define RLC_SAFE_MODE__RESERVED1__SHIFT 0x5 #define RLC_SAFE_MODE__RESPONSE_MASK 0xf00 #define RLC_SAFE_MODE__RESPONSE__SHIFT 0x8 #define RLC_SAFE_MODE__RESERVED_MASK 0xfffff000 #define RLC_SAFE_MODE__RESERVED__SHIFT 0xc #define RLC_SOFT_RESET_GPU__SOFT_RESET_GPU_MASK 0x1 #define RLC_SOFT_RESET_GPU__SOFT_RESET_GPU__SHIFT 0x0 #define RLC_SOFT_RESET_GPU__RESERVED_MASK 0xfffffffe #define RLC_SOFT_RESET_GPU__RESERVED__SHIFT 0x1 #define RLC_MEM_SLP_CNTL__RLC_MEM_LS_EN_MASK 0x1 #define RLC_MEM_SLP_CNTL__RLC_MEM_LS_EN__SHIFT 0x0 #define RLC_MEM_SLP_CNTL__RLC_MEM_DS_EN_MASK 0x2 #define RLC_MEM_SLP_CNTL__RLC_MEM_DS_EN__SHIFT 0x1 #define RLC_MEM_SLP_CNTL__RESERVED_MASK 0x7c #define RLC_MEM_SLP_CNTL__RESERVED__SHIFT 0x2 #define RLC_MEM_SLP_CNTL__RLC_LS_DS_BUSY_OVERRIDE_MASK 0x80 #define RLC_MEM_SLP_CNTL__RLC_LS_DS_BUSY_OVERRIDE__SHIFT 0x7 #define RLC_MEM_SLP_CNTL__RLC_MEM_LS_ON_DELAY_MASK 0xff00 #define RLC_MEM_SLP_CNTL__RLC_MEM_LS_ON_DELAY__SHIFT 0x8 #define RLC_MEM_SLP_CNTL__RLC_MEM_LS_OFF_DELAY_MASK 0xff0000 #define RLC_MEM_SLP_CNTL__RLC_MEM_LS_OFF_DELAY__SHIFT 0x10 #define RLC_MEM_SLP_CNTL__RESERVED1_MASK 0xff000000 #define RLC_MEM_SLP_CNTL__RESERVED1__SHIFT 0x18 #define SMU_RLC_RESPONSE__RESP_MASK 0xffffffff #define SMU_RLC_RESPONSE__RESP__SHIFT 0x0 #define RLC_RLCV_SAFE_MODE__CMD_MASK 0x1 #define RLC_RLCV_SAFE_MODE__CMD__SHIFT 0x0 #define RLC_RLCV_SAFE_MODE__MESSAGE_MASK 0x1e #define RLC_RLCV_SAFE_MODE__MESSAGE__SHIFT 0x1 #define RLC_RLCV_SAFE_MODE__RESERVED1_MASK 0xe0 #define RLC_RLCV_SAFE_MODE__RESERVED1__SHIFT 0x5 #define RLC_RLCV_SAFE_MODE__RESPONSE_MASK 0xf00 #define RLC_RLCV_SAFE_MODE__RESPONSE__SHIFT 0x8 #define RLC_RLCV_SAFE_MODE__RESERVED_MASK 0xfffff000 #define RLC_RLCV_SAFE_MODE__RESERVED__SHIFT 0xc #define RLC_SMU_SAFE_MODE__CMD_MASK 0x1 #define RLC_SMU_SAFE_MODE__CMD__SHIFT 0x0 #define RLC_SMU_SAFE_MODE__MESSAGE_MASK 0x1e #define RLC_SMU_SAFE_MODE__MESSAGE__SHIFT 0x1 #define RLC_SMU_SAFE_MODE__RESERVED1_MASK 0xe0 #define RLC_SMU_SAFE_MODE__RESERVED1__SHIFT 0x5 #define RLC_SMU_SAFE_MODE__RESPONSE_MASK 0xf00 #define RLC_SMU_SAFE_MODE__RESPONSE__SHIFT 0x8 #define RLC_SMU_SAFE_MODE__RESERVED_MASK 0xfffff000 #define RLC_SMU_SAFE_MODE__RESERVED__SHIFT 0xc #define RLC_RLCV_COMMAND__CMD_MASK 0xf #define RLC_RLCV_COMMAND__CMD__SHIFT 0x0 #define RLC_RLCV_COMMAND__RESERVED_MASK 0xfffffff0 #define RLC_RLCV_COMMAND__RESERVED__SHIFT 0x4 #define RLC_PERFMON_CLK_CNTL__PERFMON_CLOCK_STATE_MASK 0x1 #define RLC_PERFMON_CLK_CNTL__PERFMON_CLOCK_STATE__SHIFT 0x0 #define RLC_PERFMON_CNTL__PERFMON_STATE_MASK 0x7 #define RLC_PERFMON_CNTL__PERFMON_STATE__SHIFT 0x0 #define RLC_PERFMON_CNTL__PERFMON_SAMPLE_ENABLE_MASK 0x400 #define RLC_PERFMON_CNTL__PERFMON_SAMPLE_ENABLE__SHIFT 0xa #define RLC_PERFCOUNTER0_SELECT__PERFCOUNTER_SELECT_MASK 0xff #define RLC_PERFCOUNTER0_SELECT__PERFCOUNTER_SELECT__SHIFT 0x0 #define RLC_PERFCOUNTER1_SELECT__PERFCOUNTER_SELECT_MASK 0xff #define RLC_PERFCOUNTER1_SELECT__PERFCOUNTER_SELECT__SHIFT 0x0 #define RLC_PERFCOUNTER0_LO__PERFCOUNTER_LO_MASK 0xffffffff #define RLC_PERFCOUNTER0_LO__PERFCOUNTER_LO__SHIFT 0x0 #define RLC_PERFCOUNTER1_LO__PERFCOUNTER_LO_MASK 0xffffffff #define RLC_PERFCOUNTER1_LO__PERFCOUNTER_LO__SHIFT 0x0 #define RLC_PERFCOUNTER0_HI__PERFCOUNTER_HI_MASK 0xffffffff #define RLC_PERFCOUNTER0_HI__PERFCOUNTER_HI__SHIFT 0x0 #define RLC_PERFCOUNTER1_HI__PERFCOUNTER_HI_MASK 0xffffffff #define RLC_PERFCOUNTER1_HI__PERFCOUNTER_HI__SHIFT 0x0 #define CGTT_RLC_CLK_CTRL__ON_DELAY_MASK 0xf #define CGTT_RLC_CLK_CTRL__ON_DELAY__SHIFT 0x0 #define CGTT_RLC_CLK_CTRL__OFF_HYSTERESIS_MASK 0xff0 #define CGTT_RLC_CLK_CTRL__OFF_HYSTERESIS__SHIFT 0x4 #define CGTT_RLC_CLK_CTRL__SOFT_OVERRIDE_DYN_MASK 0x40000000 #define CGTT_RLC_CLK_CTRL__SOFT_OVERRIDE_DYN__SHIFT 0x1e #define CGTT_RLC_CLK_CTRL__SOFT_OVERRIDE_REG_MASK 0x80000000 #define CGTT_RLC_CLK_CTRL__SOFT_OVERRIDE_REG__SHIFT 0x1f #define RLC_LB_CNTL__LOAD_BALANCE_ENABLE_MASK 0x1 #define RLC_LB_CNTL__LOAD_BALANCE_ENABLE__SHIFT 0x0 #define RLC_LB_CNTL__LB_CNT_CP_BUSY_MASK 0x2 #define RLC_LB_CNTL__LB_CNT_CP_BUSY__SHIFT 0x1 #define RLC_LB_CNTL__LB_CNT_SPIM_ACTIVE_MASK 0x4 #define RLC_LB_CNTL__LB_CNT_SPIM_ACTIVE__SHIFT 0x2 #define RLC_LB_CNTL__LB_CNT_REG_INC_MASK 0x8 #define RLC_LB_CNTL__LB_CNT_REG_INC__SHIFT 0x3 #define RLC_LB_CNTL__CU_MASK_USED_OFF_HYST_MASK 0xff0 #define RLC_LB_CNTL__CU_MASK_USED_OFF_HYST__SHIFT 0x4 #define RLC_LB_CNTL__RESERVED_MASK 0xfffff000 #define RLC_LB_CNTL__RESERVED__SHIFT 0xc #define RLC_LB_CNTR_MAX__LB_CNTR_MAX_MASK 0xffffffff #define RLC_LB_CNTR_MAX__LB_CNTR_MAX__SHIFT 0x0 #define RLC_LB_CNTR_INIT__LB_CNTR_INIT_MASK 0xffffffff #define RLC_LB_CNTR_INIT__LB_CNTR_INIT__SHIFT 0x0 #define RLC_LOAD_BALANCE_CNTR__RLC_LOAD_BALANCE_CNTR_MASK 0xffffffff #define RLC_LOAD_BALANCE_CNTR__RLC_LOAD_BALANCE_CNTR__SHIFT 0x0 #define RLC_SAVE_AND_RESTORE_BASE__BASE_MASK 0xffffffff #define RLC_SAVE_AND_RESTORE_BASE__BASE__SHIFT 0x0 #define RLC_JUMP_TABLE_RESTORE__ADDR_MASK 0xffffffff #define RLC_JUMP_TABLE_RESTORE__ADDR__SHIFT 0x0 #define RLC_DRIVER_CPDMA_STATUS__DRIVER_REQUEST_MASK 0x1 #define RLC_DRIVER_CPDMA_STATUS__DRIVER_REQUEST__SHIFT 0x0 #define RLC_DRIVER_CPDMA_STATUS__RESERVED1_MASK 0xe #define RLC_DRIVER_CPDMA_STATUS__RESERVED1__SHIFT 0x1 #define RLC_DRIVER_CPDMA_STATUS__DRIVER_ACK_MASK 0x10 #define RLC_DRIVER_CPDMA_STATUS__DRIVER_ACK__SHIFT 0x4 #define RLC_DRIVER_CPDMA_STATUS__RESERVED_MASK 0xffffffe0 #define RLC_DRIVER_CPDMA_STATUS__RESERVED__SHIFT 0x5 #define RLC_PG_DELAY_2__SERDES_TIMEOUT_VALUE_MASK 0xff #define RLC_PG_DELAY_2__SERDES_TIMEOUT_VALUE__SHIFT 0x0 #define RLC_PG_DELAY_2__SERDES_CMD_DELAY_MASK 0xff00 #define RLC_PG_DELAY_2__SERDES_CMD_DELAY__SHIFT 0x8 #define RLC_PG_DELAY_2__PERCU_TIMEOUT_VALUE_MASK 0xffff0000 #define RLC_PG_DELAY_2__PERCU_TIMEOUT_VALUE__SHIFT 0x10 #define RLC_GPM_DEBUG_SELECT__SELECT_MASK 0xff #define RLC_GPM_DEBUG_SELECT__SELECT__SHIFT 0x0 #define RLC_GPM_DEBUG_SELECT__F32_DEBUG_SELECT_MASK 0x300 #define RLC_GPM_DEBUG_SELECT__F32_DEBUG_SELECT__SHIFT 0x8 #define RLC_GPM_DEBUG_SELECT__RESERVED_MASK 0xfffffc00 #define RLC_GPM_DEBUG_SELECT__RESERVED__SHIFT 0xa #define RLC_GPM_DEBUG__DATA_MASK 0xffffffff #define RLC_GPM_DEBUG__DATA__SHIFT 0x0 #define RLC_HYP_GPM_UCODE_ADDR__UCODE_ADDR_MASK 0xfff #define RLC_HYP_GPM_UCODE_ADDR__UCODE_ADDR__SHIFT 0x0 #define RLC_HYP_GPM_UCODE_ADDR__RESERVED_MASK 0xfffff000 #define RLC_HYP_GPM_UCODE_ADDR__RESERVED__SHIFT 0xc #define RLC_GPM_UCODE_ADDR__UCODE_ADDR_MASK 0xfff #define RLC_GPM_UCODE_ADDR__UCODE_ADDR__SHIFT 0x0 #define RLC_GPM_UCODE_ADDR__RESERVED_MASK 0xfffff000 #define RLC_GPM_UCODE_ADDR__RESERVED__SHIFT 0xc #define RLC_HYP_GPM_UCODE_DATA__UCODE_DATA_MASK 0xffffffff #define RLC_HYP_GPM_UCODE_DATA__UCODE_DATA__SHIFT 0x0 #define RLC_GPM_UCODE_DATA__UCODE_DATA_MASK 0xffffffff #define RLC_GPM_UCODE_DATA__UCODE_DATA__SHIFT 0x0 #define GPU_BIST_CONTROL__STOP_ON_FAIL_HW_MASK 0x1 #define GPU_BIST_CONTROL__STOP_ON_FAIL_HW__SHIFT 0x0 #define GPU_BIST_CONTROL__STOP_ON_FAIL_CU_HARV_MASK 0x2 #define GPU_BIST_CONTROL__STOP_ON_FAIL_CU_HARV__SHIFT 0x1 #define GPU_BIST_CONTROL__CU_HARV_LOOP_COUNT_MASK 0x3c #define GPU_BIST_CONTROL__CU_HARV_LOOP_COUNT__SHIFT 0x2 #define GPU_BIST_CONTROL__RESERVED_MASK 0xffff80 #define GPU_BIST_CONTROL__RESERVED__SHIFT 0x7 #define GPU_BIST_CONTROL__GLOBAL_LOOP_COUNT_MASK 0xff000000 #define GPU_BIST_CONTROL__GLOBAL_LOOP_COUNT__SHIFT 0x18 #define RLC_ROM_CNTL__USE_ROM_MASK 0x1 #define RLC_ROM_CNTL__USE_ROM__SHIFT 0x0 #define RLC_ROM_CNTL__SLP_MODE_EN_MASK 0x2 #define RLC_ROM_CNTL__SLP_MODE_EN__SHIFT 0x1 #define RLC_ROM_CNTL__EFUSE_DISTRIB_EN_MASK 0x4 #define RLC_ROM_CNTL__EFUSE_DISTRIB_EN__SHIFT 0x2 #define RLC_ROM_CNTL__HELLOWORLD_EN_MASK 0x8 #define RLC_ROM_CNTL__HELLOWORLD_EN__SHIFT 0x3 #define RLC_ROM_CNTL__CU_HARVEST_EN_MASK 0x10 #define RLC_ROM_CNTL__CU_HARVEST_EN__SHIFT 0x4 #define RLC_ROM_CNTL__RESERVED_MASK 0xffffffe0 #define RLC_ROM_CNTL__RESERVED__SHIFT 0x5 #define RLC_GPU_CLOCK_COUNT_LSB__GPU_CLOCKS_LSB_MASK 0xffffffff #define RLC_GPU_CLOCK_COUNT_LSB__GPU_CLOCKS_LSB__SHIFT 0x0 #define RLC_GPU_CLOCK_COUNT_MSB__GPU_CLOCKS_MSB_MASK 0xffffffff #define RLC_GPU_CLOCK_COUNT_MSB__GPU_CLOCKS_MSB__SHIFT 0x0 #define RLC_CAPTURE_GPU_CLOCK_COUNT__CAPTURE_MASK 0x1 #define RLC_CAPTURE_GPU_CLOCK_COUNT__CAPTURE__SHIFT 0x0 #define RLC_CAPTURE_GPU_CLOCK_COUNT__RESERVED_MASK 0xfffffffe #define RLC_CAPTURE_GPU_CLOCK_COUNT__RESERVED__SHIFT 0x1 #define RLC_UCODE_CNTL__RLC_UCODE_FLAGS_MASK 0xffffffff #define RLC_UCODE_CNTL__RLC_UCODE_FLAGS__SHIFT 0x0 #define RLC_GPM_STAT__RLC_BUSY_MASK 0x1 #define RLC_GPM_STAT__RLC_BUSY__SHIFT 0x0 #define RLC_GPM_STAT__GFX_POWER_STATUS_MASK 0x2 #define RLC_GPM_STAT__GFX_POWER_STATUS__SHIFT 0x1 #define RLC_GPM_STAT__GFX_CLOCK_STATUS_MASK 0x4 #define RLC_GPM_STAT__GFX_CLOCK_STATUS__SHIFT 0x2 #define RLC_GPM_STAT__GFX_LS_STATUS_MASK 0x8 #define RLC_GPM_STAT__GFX_LS_STATUS__SHIFT 0x3 #define RLC_GPM_STAT__GFX_PIPELINE_POWER_STATUS_MASK 0x10 #define RLC_GPM_STAT__GFX_PIPELINE_POWER_STATUS__SHIFT 0x4 #define RLC_GPM_STAT__CNTX_IDLE_BEING_PROCESSED_MASK 0x20 #define RLC_GPM_STAT__CNTX_IDLE_BEING_PROCESSED__SHIFT 0x5 #define RLC_GPM_STAT__CNTX_BUSY_BEING_PROCESSED_MASK 0x40 #define RLC_GPM_STAT__CNTX_BUSY_BEING_PROCESSED__SHIFT 0x6 #define RLC_GPM_STAT__GFX_IDLE_BEING_PROCESSED_MASK 0x80 #define RLC_GPM_STAT__GFX_IDLE_BEING_PROCESSED__SHIFT 0x7 #define RLC_GPM_STAT__CMP_BUSY_BEING_PROCESSED_MASK 0x100 #define RLC_GPM_STAT__CMP_BUSY_BEING_PROCESSED__SHIFT 0x8 #define RLC_GPM_STAT__SAVING_REGISTERS_MASK 0x200 #define RLC_GPM_STAT__SAVING_REGISTERS__SHIFT 0x9 #define RLC_GPM_STAT__RESTORING_REGISTERS_MASK 0x400 #define RLC_GPM_STAT__RESTORING_REGISTERS__SHIFT 0xa #define RLC_GPM_STAT__GFX3D_BLOCKS_CHANGING_POWER_STATE_MASK 0x800 #define RLC_GPM_STAT__GFX3D_BLOCKS_CHANGING_POWER_STATE__SHIFT 0xb #define RLC_GPM_STAT__CMP_BLOCKS_CHANGING_POWER_STATE_MASK 0x1000 #define RLC_GPM_STAT__CMP_BLOCKS_CHANGING_POWER_STATE__SHIFT 0xc #define RLC_GPM_STAT__STATIC_CU_POWERING_UP_MASK 0x2000 #define RLC_GPM_STAT__STATIC_CU_POWERING_UP__SHIFT 0xd #define RLC_GPM_STAT__STATIC_CU_POWERING_DOWN_MASK 0x4000 #define RLC_GPM_STAT__STATIC_CU_POWERING_DOWN__SHIFT 0xe #define RLC_GPM_STAT__DYN_CU_POWERING_UP_MASK 0x8000 #define RLC_GPM_STAT__DYN_CU_POWERING_UP__SHIFT 0xf #define RLC_GPM_STAT__DYN_CU_POWERING_DOWN_MASK 0x10000 #define RLC_GPM_STAT__DYN_CU_POWERING_DOWN__SHIFT 0x10 #define RLC_GPM_STAT__ABORTED_PD_SEQUENCE_MASK 0x20000 #define RLC_GPM_STAT__ABORTED_PD_SEQUENCE__SHIFT 0x11 #define RLC_GPM_STAT__PG_ERROR_STATUS_MASK 0xff000000 #define RLC_GPM_STAT__PG_ERROR_STATUS__SHIFT 0x18 #define RLC_GPU_CLOCK_32_RES_SEL__RES_SEL_MASK 0x3f #define RLC_GPU_CLOCK_32_RES_SEL__RES_SEL__SHIFT 0x0 #define RLC_GPU_CLOCK_32_RES_SEL__RESERVED_MASK 0xffffffc0 #define RLC_GPU_CLOCK_32_RES_SEL__RESERVED__SHIFT 0x6 #define RLC_GPU_CLOCK_32__GPU_CLOCK_32_MASK 0xffffffff #define RLC_GPU_CLOCK_32__GPU_CLOCK_32__SHIFT 0x0 #define RLC_PG_CNTL__GFX_POWER_GATING_ENABLE_MASK 0x1 #define RLC_PG_CNTL__GFX_POWER_GATING_ENABLE__SHIFT 0x0 #define RLC_PG_CNTL__GFX_POWER_GATING_SRC_MASK 0x2 #define RLC_PG_CNTL__GFX_POWER_GATING_SRC__SHIFT 0x1 #define RLC_PG_CNTL__DYN_PER_CU_PG_ENABLE_MASK 0x4 #define RLC_PG_CNTL__DYN_PER_CU_PG_ENABLE__SHIFT 0x2 #define RLC_PG_CNTL__STATIC_PER_CU_PG_ENABLE_MASK 0x8 #define RLC_PG_CNTL__STATIC_PER_CU_PG_ENABLE__SHIFT 0x3 #define RLC_PG_CNTL__GFX_PIPELINE_PG_ENABLE_MASK 0x10 #define RLC_PG_CNTL__GFX_PIPELINE_PG_ENABLE__SHIFT 0x4 #define RLC_PG_CNTL__RESERVED_MASK 0x3fe0 #define RLC_PG_CNTL__RESERVED__SHIFT 0x5 #define RLC_PG_CNTL__PG_OVERRIDE_MASK 0x4000 #define RLC_PG_CNTL__PG_OVERRIDE__SHIFT 0xe #define RLC_PG_CNTL__CP_PG_DISABLE_MASK 0x8000 #define RLC_PG_CNTL__CP_PG_DISABLE__SHIFT 0xf #define RLC_PG_CNTL__CHUB_HANDSHAKE_ENABLE_MASK 0x10000 #define RLC_PG_CNTL__CHUB_HANDSHAKE_ENABLE__SHIFT 0x10 #define RLC_PG_CNTL__SMU_CLK_SLOWDOWN_ON_PU_ENABLE_MASK 0x20000 #define RLC_PG_CNTL__SMU_CLK_SLOWDOWN_ON_PU_ENABLE__SHIFT 0x11 #define RLC_PG_CNTL__SMU_CLK_SLOWDOWN_ON_PD_ENABLE_MASK 0x40000 #define RLC_PG_CNTL__SMU_CLK_SLOWDOWN_ON_PD_ENABLE__SHIFT 0x12 #define RLC_PG_CNTL__SMU_HANDSHAKE_ENABLE_MASK 0x80000 #define RLC_PG_CNTL__SMU_HANDSHAKE_ENABLE__SHIFT 0x13 #define RLC_PG_CNTL__QUICK_PG_ENABLE_MASK 0x100000 #define RLC_PG_CNTL__QUICK_PG_ENABLE__SHIFT 0x14 #define RLC_PG_CNTL__RESERVED1_MASK 0xe00000 #define RLC_PG_CNTL__RESERVED1__SHIFT 0x15 #define RLC_GPM_THREAD_PRIORITY__THREAD0_PRIORITY_MASK 0xff #define RLC_GPM_THREAD_PRIORITY__THREAD0_PRIORITY__SHIFT 0x0 #define RLC_GPM_THREAD_PRIORITY__THREAD1_PRIORITY_MASK 0xff00 #define RLC_GPM_THREAD_PRIORITY__THREAD1_PRIORITY__SHIFT 0x8 #define RLC_GPM_THREAD_PRIORITY__THREAD2_PRIORITY_MASK 0xff0000 #define RLC_GPM_THREAD_PRIORITY__THREAD2_PRIORITY__SHIFT 0x10 #define RLC_GPM_THREAD_PRIORITY__THREAD3_PRIORITY_MASK 0xff000000 #define RLC_GPM_THREAD_PRIORITY__THREAD3_PRIORITY__SHIFT 0x18 #define RLC_GPM_THREAD_ENABLE__THREAD0_ENABLE_MASK 0x1 #define RLC_GPM_THREAD_ENABLE__THREAD0_ENABLE__SHIFT 0x0 #define RLC_GPM_THREAD_ENABLE__THREAD1_ENABLE_MASK 0x2 #define RLC_GPM_THREAD_ENABLE__THREAD1_ENABLE__SHIFT 0x1 #define RLC_GPM_THREAD_ENABLE__THREAD2_ENABLE_MASK 0x4 #define RLC_GPM_THREAD_ENABLE__THREAD2_ENABLE__SHIFT 0x2 #define RLC_GPM_THREAD_ENABLE__THREAD3_ENABLE_MASK 0x8 #define RLC_GPM_THREAD_ENABLE__THREAD3_ENABLE__SHIFT 0x3 #define RLC_GPM_THREAD_ENABLE__RESERVED_MASK 0xfffffff0 #define RLC_GPM_THREAD_ENABLE__RESERVED__SHIFT 0x4 #define RLC_GPM_VMID_THREAD0__RLC_VMID_MASK 0xf #define RLC_GPM_VMID_THREAD0__RLC_VMID__SHIFT 0x0 #define RLC_GPM_VMID_THREAD0__RESERVED0_MASK 0xf0 #define RLC_GPM_VMID_THREAD0__RESERVED0__SHIFT 0x4 #define RLC_GPM_VMID_THREAD0__RLC_QUEUEID_MASK 0x700 #define RLC_GPM_VMID_THREAD0__RLC_QUEUEID__SHIFT 0x8 #define RLC_GPM_VMID_THREAD0__RESERVED1_MASK 0xfffff800 #define RLC_GPM_VMID_THREAD0__RESERVED1__SHIFT 0xb #define RLC_GPM_VMID_THREAD1__RLC_VMID_MASK 0xf #define RLC_GPM_VMID_THREAD1__RLC_VMID__SHIFT 0x0 #define RLC_GPM_VMID_THREAD1__RESERVED0_MASK 0xf0 #define RLC_GPM_VMID_THREAD1__RESERVED0__SHIFT 0x4 #define RLC_GPM_VMID_THREAD1__RLC_QUEUEID_MASK 0x700 #define RLC_GPM_VMID_THREAD1__RLC_QUEUEID__SHIFT 0x8 #define RLC_GPM_VMID_THREAD1__RESERVED1_MASK 0xfffff800 #define RLC_GPM_VMID_THREAD1__RESERVED1__SHIFT 0xb #define RLC_CGTT_MGCG_OVERRIDE__OVERRIDE_MASK 0xffffffff #define RLC_CGTT_MGCG_OVERRIDE__OVERRIDE__SHIFT 0x0 #define RLC_CGCG_CGLS_CTRL__CGCG_EN_MASK 0x1 #define RLC_CGCG_CGLS_CTRL__CGCG_EN__SHIFT 0x0 #define RLC_CGCG_CGLS_CTRL__CGLS_EN_MASK 0x2 #define RLC_CGCG_CGLS_CTRL__CGLS_EN__SHIFT 0x1 #define RLC_CGCG_CGLS_CTRL__CGLS_REP_COMPANSAT_DELAY_MASK 0xfc #define RLC_CGCG_CGLS_CTRL__CGLS_REP_COMPANSAT_DELAY__SHIFT 0x2 #define RLC_CGCG_CGLS_CTRL__CGCG_GFX_IDLE_THRESHOLD_MASK 0x7ffff00 #define RLC_CGCG_CGLS_CTRL__CGCG_GFX_IDLE_THRESHOLD__SHIFT 0x8 #define RLC_CGCG_CGLS_CTRL__CGCG_CONTROLLER_MASK 0x8000000 #define RLC_CGCG_CGLS_CTRL__CGCG_CONTROLLER__SHIFT 0x1b #define RLC_CGCG_CGLS_CTRL__CGCG_REG_CTRL_MASK 0x10000000 #define RLC_CGCG_CGLS_CTRL__CGCG_REG_CTRL__SHIFT 0x1c #define RLC_CGCG_CGLS_CTRL__SLEEP_MODE_MASK 0x60000000 #define RLC_CGCG_CGLS_CTRL__SLEEP_MODE__SHIFT 0x1d #define RLC_CGCG_CGLS_CTRL__SIM_SILICON_EN_MASK 0x80000000 #define RLC_CGCG_CGLS_CTRL__SIM_SILICON_EN__SHIFT 0x1f #define RLC_CGCG_RAMP_CTRL__DOWN_DIV_START_UNIT_MASK 0xf #define RLC_CGCG_RAMP_CTRL__DOWN_DIV_START_UNIT__SHIFT 0x0 #define RLC_CGCG_RAMP_CTRL__DOWN_DIV_STEP_UNIT_MASK 0xf0 #define RLC_CGCG_RAMP_CTRL__DOWN_DIV_STEP_UNIT__SHIFT 0x4 #define RLC_CGCG_RAMP_CTRL__UP_DIV_START_UNIT_MASK 0xf00 #define RLC_CGCG_RAMP_CTRL__UP_DIV_START_UNIT__SHIFT 0x8 #define RLC_CGCG_RAMP_CTRL__UP_DIV_STEP_UNIT_MASK 0xf000 #define RLC_CGCG_RAMP_CTRL__UP_DIV_STEP_UNIT__SHIFT 0xc #define RLC_CGCG_RAMP_CTRL__STEP_DELAY_CNT_MASK 0xfff0000 #define RLC_CGCG_RAMP_CTRL__STEP_DELAY_CNT__SHIFT 0x10 #define RLC_CGCG_RAMP_CTRL__STEP_DELAY_UNIT_MASK 0xf0000000 #define RLC_CGCG_RAMP_CTRL__STEP_DELAY_UNIT__SHIFT 0x1c #define RLC_DYN_PG_STATUS__PG_STATUS_CU_MASK_MASK 0xffffffff #define RLC_DYN_PG_STATUS__PG_STATUS_CU_MASK__SHIFT 0x0 #define RLC_DYN_PG_REQUEST__PG_REQUEST_CU_MASK_MASK 0xffffffff #define RLC_DYN_PG_REQUEST__PG_REQUEST_CU_MASK__SHIFT 0x0 #define RLC_PG_DELAY__POWER_UP_DELAY_MASK 0xff #define RLC_PG_DELAY__POWER_UP_DELAY__SHIFT 0x0 #define RLC_PG_DELAY__POWER_DOWN_DELAY_MASK 0xff00 #define RLC_PG_DELAY__POWER_DOWN_DELAY__SHIFT 0x8 #define RLC_PG_DELAY__CMD_PROPAGATE_DELAY_MASK 0xff0000 #define RLC_PG_DELAY__CMD_PROPAGATE_DELAY__SHIFT 0x10 #define RLC_PG_DELAY__MEM_SLEEP_DELAY_MASK 0xff000000 #define RLC_PG_DELAY__MEM_SLEEP_DELAY__SHIFT 0x18 #define RLC_CU_STATUS__WORK_PENDING_MASK 0xffffffff #define RLC_CU_STATUS__WORK_PENDING__SHIFT 0x0 #define RLC_LB_INIT_CU_MASK__INIT_CU_MASK_MASK 0xffffffff #define RLC_LB_INIT_CU_MASK__INIT_CU_MASK__SHIFT 0x0 #define RLC_LB_ALWAYS_ACTIVE_CU_MASK__ALWAYS_ACTIVE_CU_MASK_MASK 0xffffffff #define RLC_LB_ALWAYS_ACTIVE_CU_MASK__ALWAYS_ACTIVE_CU_MASK__SHIFT 0x0 #define RLC_LB_PARAMS__SKIP_L2_CHECK_MASK 0x1 #define RLC_LB_PARAMS__SKIP_L2_CHECK__SHIFT 0x0 #define RLC_LB_PARAMS__FIFO_SAMPLES_MASK 0xfe #define RLC_LB_PARAMS__FIFO_SAMPLES__SHIFT 0x1 #define RLC_LB_PARAMS__PG_IDLE_SAMPLES_MASK 0xff00 #define RLC_LB_PARAMS__PG_IDLE_SAMPLES__SHIFT 0x8 #define RLC_LB_PARAMS__PG_IDLE_SAMPLE_INTERVAL_MASK 0xffff0000 #define RLC_LB_PARAMS__PG_IDLE_SAMPLE_INTERVAL__SHIFT 0x10 #define RLC_THREAD1_DELAY__CU_IDEL_DELAY_MASK 0xff #define RLC_THREAD1_DELAY__CU_IDEL_DELAY__SHIFT 0x0 #define RLC_THREAD1_DELAY__LBPW_INNER_LOOP_DELAY_MASK 0xff00 #define RLC_THREAD1_DELAY__LBPW_INNER_LOOP_DELAY__SHIFT 0x8 #define RLC_THREAD1_DELAY__LBPW_OUTER_LOOP_DELAY_MASK 0xff0000 #define RLC_THREAD1_DELAY__LBPW_OUTER_LOOP_DELAY__SHIFT 0x10 #define RLC_THREAD1_DELAY__SPARE_MASK 0xff000000 #define RLC_THREAD1_DELAY__SPARE__SHIFT 0x18 #define RLC_PG_ALWAYS_ON_CU_MASK__AON_CU_MASK_MASK 0xffffffff #define RLC_PG_ALWAYS_ON_CU_MASK__AON_CU_MASK__SHIFT 0x0 #define RLC_MAX_PG_CU__MAX_POWERED_UP_CU_MASK 0xff #define RLC_MAX_PG_CU__MAX_POWERED_UP_CU__SHIFT 0x0 #define RLC_MAX_PG_CU__SPARE_MASK 0xffffff00 #define RLC_MAX_PG_CU__SPARE__SHIFT 0x8 #define RLC_AUTO_PG_CTRL__AUTO_PG_EN_MASK 0x1 #define RLC_AUTO_PG_CTRL__AUTO_PG_EN__SHIFT 0x0 #define RLC_AUTO_PG_CTRL__AUTO_GRBM_REG_SAVE_ON_IDLE_EN_MASK 0x2 #define RLC_AUTO_PG_CTRL__AUTO_GRBM_REG_SAVE_ON_IDLE_EN__SHIFT 0x1 #define RLC_AUTO_PG_CTRL__AUTO_WAKE_UP_EN_MASK 0x4 #define RLC_AUTO_PG_CTRL__AUTO_WAKE_UP_EN__SHIFT 0x2 #define RLC_AUTO_PG_CTRL__GRBM_REG_SAVE_GFX_IDLE_THRESHOLD_MASK 0x7fff8 #define RLC_AUTO_PG_CTRL__GRBM_REG_SAVE_GFX_IDLE_THRESHOLD__SHIFT 0x3 #define RLC_AUTO_PG_CTRL__PG_AFTER_GRBM_REG_SAVE_THRESHOLD_MASK 0xfff80000 #define RLC_AUTO_PG_CTRL__PG_AFTER_GRBM_REG_SAVE_THRESHOLD__SHIFT 0x13 #define RLC_SMU_GRBM_REG_SAVE_CTRL__START_GRBM_REG_SAVE_MASK 0x1 #define RLC_SMU_GRBM_REG_SAVE_CTRL__START_GRBM_REG_SAVE__SHIFT 0x0 #define RLC_SMU_GRBM_REG_SAVE_CTRL__SPARE_MASK 0xfffffffe #define RLC_SMU_GRBM_REG_SAVE_CTRL__SPARE__SHIFT 0x1 #define RLC_SMU_PG_CTRL__START_PG_MASK 0x1 #define RLC_SMU_PG_CTRL__START_PG__SHIFT 0x0 #define RLC_SMU_PG_CTRL__SPARE_MASK 0xfffffffe #define RLC_SMU_PG_CTRL__SPARE__SHIFT 0x1 #define RLC_SMU_PG_WAKE_UP_CTRL__START_PG_WAKE_UP_MASK 0x1 #define RLC_SMU_PG_WAKE_UP_CTRL__START_PG_WAKE_UP__SHIFT 0x0 #define RLC_SMU_PG_WAKE_UP_CTRL__SPARE_MASK 0xfffffffe #define RLC_SMU_PG_WAKE_UP_CTRL__SPARE__SHIFT 0x1 #define RLC_SERDES_RD_MASTER_INDEX__CU_ID_MASK 0xf #define RLC_SERDES_RD_MASTER_INDEX__CU_ID__SHIFT 0x0 #define RLC_SERDES_RD_MASTER_INDEX__SH_ID_MASK 0x30 #define RLC_SERDES_RD_MASTER_INDEX__SH_ID__SHIFT 0x4 #define RLC_SERDES_RD_MASTER_INDEX__SE_ID_MASK 0x1c0 #define RLC_SERDES_RD_MASTER_INDEX__SE_ID__SHIFT 0x6 #define RLC_SERDES_RD_MASTER_INDEX__SE_NONCU_ID_MASK 0x200 #define RLC_SERDES_RD_MASTER_INDEX__SE_NONCU_ID__SHIFT 0x9 #define RLC_SERDES_RD_MASTER_INDEX__SE_NONCU_MASK 0x400 #define RLC_SERDES_RD_MASTER_INDEX__SE_NONCU__SHIFT 0xa #define RLC_SERDES_RD_MASTER_INDEX__NON_SE_MASK 0x7800 #define RLC_SERDES_RD_MASTER_INDEX__NON_SE__SHIFT 0xb #define RLC_SERDES_RD_MASTER_INDEX__DATA_REG_ID_MASK 0x18000 #define RLC_SERDES_RD_MASTER_INDEX__DATA_REG_ID__SHIFT 0xf #define RLC_SERDES_RD_MASTER_INDEX__SPARE_MASK 0xfffe0000 #define RLC_SERDES_RD_MASTER_INDEX__SPARE__SHIFT 0x11 #define RLC_SERDES_RD_DATA_0__DATA_MASK 0xffffffff #define RLC_SERDES_RD_DATA_0__DATA__SHIFT 0x0 #define RLC_SERDES_RD_DATA_1__DATA_MASK 0xffffffff #define RLC_SERDES_RD_DATA_1__DATA__SHIFT 0x0 #define RLC_SERDES_RD_DATA_2__DATA_MASK 0xffffffff #define RLC_SERDES_RD_DATA_2__DATA__SHIFT 0x0 #define RLC_SERDES_WR_CU_MASTER_MASK__MASTER_MASK_MASK 0xffffffff #define RLC_SERDES_WR_CU_MASTER_MASK__MASTER_MASK__SHIFT 0x0 #define RLC_SERDES_WR_NONCU_MASTER_MASK__SE_MASTER_MASK_MASK 0xffff #define RLC_SERDES_WR_NONCU_MASTER_MASK__SE_MASTER_MASK__SHIFT 0x0 #define RLC_SERDES_WR_NONCU_MASTER_MASK__GC_MASTER_MASK_MASK 0x10000 #define RLC_SERDES_WR_NONCU_MASTER_MASK__GC_MASTER_MASK__SHIFT 0x10 #define RLC_SERDES_WR_NONCU_MASTER_MASK__GC_GFX_MASTER_MASK_MASK 0x20000 #define RLC_SERDES_WR_NONCU_MASTER_MASK__GC_GFX_MASTER_MASK__SHIFT 0x11 #define RLC_SERDES_WR_NONCU_MASTER_MASK__TC0_MASTER_MASK_MASK 0x40000 #define RLC_SERDES_WR_NONCU_MASTER_MASK__TC0_MASTER_MASK__SHIFT 0x12 #define RLC_SERDES_WR_NONCU_MASTER_MASK__TC1_MASTER_MASK_MASK 0x80000 #define RLC_SERDES_WR_NONCU_MASTER_MASK__TC1_MASTER_MASK__SHIFT 0x13 #define RLC_SERDES_WR_NONCU_MASTER_MASK__SPARE0_MASTER_MASK_MASK 0x100000 #define RLC_SERDES_WR_NONCU_MASTER_MASK__SPARE0_MASTER_MASK__SHIFT 0x14 #define RLC_SERDES_WR_NONCU_MASTER_MASK__SPARE1_MASTER_MASK_MASK 0x200000 #define RLC_SERDES_WR_NONCU_MASTER_MASK__SPARE1_MASTER_MASK__SHIFT 0x15 #define RLC_SERDES_WR_NONCU_MASTER_MASK__SPARE2_MASTER_MASK_MASK 0x400000 #define RLC_SERDES_WR_NONCU_MASTER_MASK__SPARE2_MASTER_MASK__SHIFT 0x16 #define RLC_SERDES_WR_NONCU_MASTER_MASK__SPARE3_MASTER_MASK_MASK 0x800000 #define RLC_SERDES_WR_NONCU_MASTER_MASK__SPARE3_MASTER_MASK__SHIFT 0x17 #define RLC_SERDES_WR_NONCU_MASTER_MASK__RESERVED_MASK 0xff000000 #define RLC_SERDES_WR_NONCU_MASTER_MASK__RESERVED__SHIFT 0x18 #define RLC_SERDES_WR_CTRL__BPM_ADDR_MASK 0xff #define RLC_SERDES_WR_CTRL__BPM_ADDR__SHIFT 0x0 #define RLC_SERDES_WR_CTRL__POWER_DOWN_MASK 0x100 #define RLC_SERDES_WR_CTRL__POWER_DOWN__SHIFT 0x8 #define RLC_SERDES_WR_CTRL__POWER_UP_MASK 0x200 #define RLC_SERDES_WR_CTRL__POWER_UP__SHIFT 0x9 #define RLC_SERDES_WR_CTRL__P1_SELECT_MASK 0x400 #define RLC_SERDES_WR_CTRL__P1_SELECT__SHIFT 0xa #define RLC_SERDES_WR_CTRL__P2_SELECT_MASK 0x800 #define RLC_SERDES_WR_CTRL__P2_SELECT__SHIFT 0xb #define RLC_SERDES_WR_CTRL__WRITE_COMMAND_MASK 0x1000 #define RLC_SERDES_WR_CTRL__WRITE_COMMAND__SHIFT 0xc #define RLC_SERDES_WR_CTRL__READ_COMMAND_MASK 0x2000 #define RLC_SERDES_WR_CTRL__READ_COMMAND__SHIFT 0xd #define RLC_SERDES_WR_CTRL__RDDATA_RESET_MASK 0x4000 #define RLC_SERDES_WR_CTRL__RDDATA_RESET__SHIFT 0xe #define RLC_SERDES_WR_CTRL__SHORT_FORMAT_MASK 0x8000 #define RLC_SERDES_WR_CTRL__SHORT_FORMAT__SHIFT 0xf #define RLC_SERDES_WR_CTRL__BPM_DATA_MASK 0x3ff0000 #define RLC_SERDES_WR_CTRL__BPM_DATA__SHIFT 0x10 #define RLC_SERDES_WR_CTRL__SRBM_OVERRIDE_MASK 0x4000000 #define RLC_SERDES_WR_CTRL__SRBM_OVERRIDE__SHIFT 0x1a #define RLC_SERDES_WR_CTRL__RSVD_BPM_ADDR_MASK 0x8000000 #define RLC_SERDES_WR_CTRL__RSVD_BPM_ADDR__SHIFT 0x1b #define RLC_SERDES_WR_CTRL__REG_ADDR_MASK 0xf0000000 #define RLC_SERDES_WR_CTRL__REG_ADDR__SHIFT 0x1c #define RLC_SERDES_WR_DATA__DATA_MASK 0xffffffff #define RLC_SERDES_WR_DATA__DATA__SHIFT 0x0 #define RLC_SERDES_CU_MASTER_BUSY__BUSY_BUSY_MASK 0xffffffff #define RLC_SERDES_CU_MASTER_BUSY__BUSY_BUSY__SHIFT 0x0 #define RLC_SERDES_NONCU_MASTER_BUSY__SE_MASTER_BUSY_MASK 0xffff #define RLC_SERDES_NONCU_MASTER_BUSY__SE_MASTER_BUSY__SHIFT 0x0 #define RLC_SERDES_NONCU_MASTER_BUSY__GC_MASTER_BUSY_MASK 0x10000 #define RLC_SERDES_NONCU_MASTER_BUSY__GC_MASTER_BUSY__SHIFT 0x10 #define RLC_SERDES_NONCU_MASTER_BUSY__GC_GFX_MASTER_BUSY_MASK 0x20000 #define RLC_SERDES_NONCU_MASTER_BUSY__GC_GFX_MASTER_BUSY__SHIFT 0x11 #define RLC_SERDES_NONCU_MASTER_BUSY__TC0_MASTER_BUSY_MASK 0x40000 #define RLC_SERDES_NONCU_MASTER_BUSY__TC0_MASTER_BUSY__SHIFT 0x12 #define RLC_SERDES_NONCU_MASTER_BUSY__TC1_MASTER_BUSY_MASK 0x80000 #define RLC_SERDES_NONCU_MASTER_BUSY__TC1_MASTER_BUSY__SHIFT 0x13 #define RLC_SERDES_NONCU_MASTER_BUSY__SPARE0_MASTER_BUSY_MASK 0x100000 #define RLC_SERDES_NONCU_MASTER_BUSY__SPARE0_MASTER_BUSY__SHIFT 0x14 #define RLC_SERDES_NONCU_MASTER_BUSY__SPARE1_MASTER_BUSY_MASK 0x200000 #define RLC_SERDES_NONCU_MASTER_BUSY__SPARE1_MASTER_BUSY__SHIFT 0x15 #define RLC_SERDES_NONCU_MASTER_BUSY__SPARE2_MASTER_BUSY_MASK 0x400000 #define RLC_SERDES_NONCU_MASTER_BUSY__SPARE2_MASTER_BUSY__SHIFT 0x16 #define RLC_SERDES_NONCU_MASTER_BUSY__SPARE3_MASTER_BUSY_MASK 0x800000 #define RLC_SERDES_NONCU_MASTER_BUSY__SPARE3_MASTER_BUSY__SHIFT 0x17 #define RLC_SERDES_NONCU_MASTER_BUSY__RESERVED_MASK 0xff000000 #define RLC_SERDES_NONCU_MASTER_BUSY__RESERVED__SHIFT 0x18 #define RLC_GPM_GENERAL_0__DATA_MASK 0xffffffff #define RLC_GPM_GENERAL_0__DATA__SHIFT 0x0 #define RLC_GPM_GENERAL_1__DATA_MASK 0xffffffff #define RLC_GPM_GENERAL_1__DATA__SHIFT 0x0 #define RLC_GPM_GENERAL_2__DATA_MASK 0xffffffff #define RLC_GPM_GENERAL_2__DATA__SHIFT 0x0 #define RLC_GPM_GENERAL_3__DATA_MASK 0xffffffff #define RLC_GPM_GENERAL_3__DATA__SHIFT 0x0 #define RLC_GPM_GENERAL_4__DATA_MASK 0xffffffff #define RLC_GPM_GENERAL_4__DATA__SHIFT 0x0 #define RLC_GPM_GENERAL_5__DATA_MASK 0xffffffff #define RLC_GPM_GENERAL_5__DATA__SHIFT 0x0 #define RLC_GPM_GENERAL_6__DATA_MASK 0xffffffff #define RLC_GPM_GENERAL_6__DATA__SHIFT 0x0 #define RLC_GPM_GENERAL_7__DATA_MASK 0xffffffff #define RLC_GPM_GENERAL_7__DATA__SHIFT 0x0 #define RLC_GPM_CU_PD_TIMEOUT__TIMEOUT_MASK 0xffffffff #define RLC_GPM_CU_PD_TIMEOUT__TIMEOUT__SHIFT 0x0 #define RLC_GPM_SCRATCH_ADDR__ADDR_MASK 0x1ff #define RLC_GPM_SCRATCH_ADDR__ADDR__SHIFT 0x0 #define RLC_GPM_SCRATCH_ADDR__RESERVED_MASK 0xfffffe00 #define RLC_GPM_SCRATCH_ADDR__RESERVED__SHIFT 0x9 #define RLC_GPM_SCRATCH_DATA__DATA_MASK 0xffffffff #define RLC_GPM_SCRATCH_DATA__DATA__SHIFT 0x0 #define RLC_STATIC_PG_STATUS__PG_STATUS_CU_MASK_MASK 0xffffffff #define RLC_STATIC_PG_STATUS__PG_STATUS_CU_MASK__SHIFT 0x0 #define RLC_GPM_PERF_COUNT_0__FEATURE_SEL_MASK 0xf #define RLC_GPM_PERF_COUNT_0__FEATURE_SEL__SHIFT 0x0 #define RLC_GPM_PERF_COUNT_0__SE_INDEX_MASK 0xf0 #define RLC_GPM_PERF_COUNT_0__SE_INDEX__SHIFT 0x4 #define RLC_GPM_PERF_COUNT_0__SH_INDEX_MASK 0xf00 #define RLC_GPM_PERF_COUNT_0__SH_INDEX__SHIFT 0x8 #define RLC_GPM_PERF_COUNT_0__CU_INDEX_MASK 0xf000 #define RLC_GPM_PERF_COUNT_0__CU_INDEX__SHIFT 0xc #define RLC_GPM_PERF_COUNT_0__EVENT_SEL_MASK 0x30000 #define RLC_GPM_PERF_COUNT_0__EVENT_SEL__SHIFT 0x10 #define RLC_GPM_PERF_COUNT_0__UNUSED_MASK 0xc0000 #define RLC_GPM_PERF_COUNT_0__UNUSED__SHIFT 0x12 #define RLC_GPM_PERF_COUNT_0__ENABLE_MASK 0x100000 #define RLC_GPM_PERF_COUNT_0__ENABLE__SHIFT 0x14 #define RLC_GPM_PERF_COUNT_0__RESERVED_MASK 0xffe00000 #define RLC_GPM_PERF_COUNT_0__RESERVED__SHIFT 0x15 #define RLC_GPM_PERF_COUNT_1__FEATURE_SEL_MASK 0xf #define RLC_GPM_PERF_COUNT_1__FEATURE_SEL__SHIFT 0x0 #define RLC_GPM_PERF_COUNT_1__SE_INDEX_MASK 0xf0 #define RLC_GPM_PERF_COUNT_1__SE_INDEX__SHIFT 0x4 #define RLC_GPM_PERF_COUNT_1__SH_INDEX_MASK 0xf00 #define RLC_GPM_PERF_COUNT_1__SH_INDEX__SHIFT 0x8 #define RLC_GPM_PERF_COUNT_1__CU_INDEX_MASK 0xf000 #define RLC_GPM_PERF_COUNT_1__CU_INDEX__SHIFT 0xc #define RLC_GPM_PERF_COUNT_1__EVENT_SEL_MASK 0x30000 #define RLC_GPM_PERF_COUNT_1__EVENT_SEL__SHIFT 0x10 #define RLC_GPM_PERF_COUNT_1__UNUSED_MASK 0xc0000 #define RLC_GPM_PERF_COUNT_1__UNUSED__SHIFT 0x12 #define RLC_GPM_PERF_COUNT_1__ENABLE_MASK 0x100000 #define RLC_GPM_PERF_COUNT_1__ENABLE__SHIFT 0x14 #define RLC_GPM_PERF_COUNT_1__RESERVED_MASK 0xffe00000 #define RLC_GPM_PERF_COUNT_1__RESERVED__SHIFT 0x15 #define RLC_GPR_REG1__DATA_MASK 0xffffffff #define RLC_GPR_REG1__DATA__SHIFT 0x0 #define RLC_GPR_REG2__DATA_MASK 0xffffffff #define RLC_GPR_REG2__DATA__SHIFT 0x0 #define RLC_MGCG_CTRL__MGCG_EN_MASK 0x1 #define RLC_MGCG_CTRL__MGCG_EN__SHIFT 0x0 #define RLC_MGCG_CTRL__SILICON_EN_MASK 0x2 #define RLC_MGCG_CTRL__SILICON_EN__SHIFT 0x1 #define RLC_MGCG_CTRL__SIMULATION_EN_MASK 0x4 #define RLC_MGCG_CTRL__SIMULATION_EN__SHIFT 0x2 #define RLC_MGCG_CTRL__ON_DELAY_MASK 0x78 #define RLC_MGCG_CTRL__ON_DELAY__SHIFT 0x3 #define RLC_MGCG_CTRL__OFF_HYSTERESIS_MASK 0x7f80 #define RLC_MGCG_CTRL__OFF_HYSTERESIS__SHIFT 0x7 #define RLC_MGCG_CTRL__SPARE_MASK 0xffff8000 #define RLC_MGCG_CTRL__SPARE__SHIFT 0xf #define RLC_GPM_THREAD_RESET__THREAD0_RESET_MASK 0x1 #define RLC_GPM_THREAD_RESET__THREAD0_RESET__SHIFT 0x0 #define RLC_GPM_THREAD_RESET__THREAD1_RESET_MASK 0x2 #define RLC_GPM_THREAD_RESET__THREAD1_RESET__SHIFT 0x1 #define RLC_GPM_THREAD_RESET__THREAD2_RESET_MASK 0x4 #define RLC_GPM_THREAD_RESET__THREAD2_RESET__SHIFT 0x2 #define RLC_GPM_THREAD_RESET__THREAD3_RESET_MASK 0x8 #define RLC_GPM_THREAD_RESET__THREAD3_RESET__SHIFT 0x3 #define RLC_GPM_THREAD_RESET__RESERVED_MASK 0xfffffff0 #define RLC_GPM_THREAD_RESET__RESERVED__SHIFT 0x4 #define RLC_SPM_VMID__RLC_SPM_VMID_MASK 0xf #define RLC_SPM_VMID__RLC_SPM_VMID__SHIFT 0x0 #define RLC_SPM_VMID__RESERVED_MASK 0xfffffff0 #define RLC_SPM_VMID__RESERVED__SHIFT 0x4 #define RLC_SPM_INT_CNTL__RLC_SPM_INT_CNTL_MASK 0x1 #define RLC_SPM_INT_CNTL__RLC_SPM_INT_CNTL__SHIFT 0x0 #define RLC_SPM_INT_CNTL__RESERVED_MASK 0xfffffffe #define RLC_SPM_INT_CNTL__RESERVED__SHIFT 0x1 #define RLC_SPM_INT_STATUS__RLC_SPM_INT_STATUS_MASK 0x1 #define RLC_SPM_INT_STATUS__RLC_SPM_INT_STATUS__SHIFT 0x0 #define RLC_SPM_INT_STATUS__RESERVED_MASK 0xfffffffe #define RLC_SPM_INT_STATUS__RESERVED__SHIFT 0x1 #define RLC_SPM_DEBUG_SELECT__SELECT_MASK 0xff #define RLC_SPM_DEBUG_SELECT__SELECT__SHIFT 0x0 #define RLC_SPM_DEBUG_SELECT__RESERVED_MASK 0x7f00 #define RLC_SPM_DEBUG_SELECT__RESERVED__SHIFT 0x8 #define RLC_SPM_DEBUG_SELECT__RLC_SPM_DEBUG_MODE_MASK 0x8000 #define RLC_SPM_DEBUG_SELECT__RLC_SPM_DEBUG_MODE__SHIFT 0xf #define RLC_SPM_DEBUG_SELECT__RLC_SPM_NUM_SAMPLE_MASK 0xffff0000 #define RLC_SPM_DEBUG_SELECT__RLC_SPM_NUM_SAMPLE__SHIFT 0x10 #define RLC_SPM_DEBUG__DATA_MASK 0xffffffff #define RLC_SPM_DEBUG__DATA__SHIFT 0x0 #define RLC_GPM_LOG_ADDR__ADDR_MASK 0xffffffff #define RLC_GPM_LOG_ADDR__ADDR__SHIFT 0x0 #define RLC_SMU_MESSAGE__CMD_MASK 0xffffffff #define RLC_SMU_MESSAGE__CMD__SHIFT 0x0 #define RLC_GPM_LOG_SIZE__SIZE_MASK 0xffffffff #define RLC_GPM_LOG_SIZE__SIZE__SHIFT 0x0 #define RLC_GPM_LOG_CONT__CONT_MASK 0xffffffff #define RLC_GPM_LOG_CONT__CONT__SHIFT 0x0 #define RLC_PG_DELAY_3__CGCG_ACTIVE_BEFORE_CGPG_MASK 0xff #define RLC_PG_DELAY_3__CGCG_ACTIVE_BEFORE_CGPG__SHIFT 0x0 #define RLC_GPM_INT_DISABLE_TH0__DISABLE_MASK 0xffffffff #define RLC_GPM_INT_DISABLE_TH0__DISABLE__SHIFT 0x0 #define RLC_GPM_INT_DISABLE_TH1__DISABLE_MASK 0xffffffff #define RLC_GPM_INT_DISABLE_TH1__DISABLE__SHIFT 0x0 #define RLC_GPM_INT_FORCE_TH0__FORCE_MASK 0xffffffff #define RLC_GPM_INT_FORCE_TH0__FORCE__SHIFT 0x0 #define RLC_GPM_INT_FORCE_TH1__FORCE_MASK 0xffffffff #define RLC_GPM_INT_FORCE_TH1__FORCE__SHIFT 0x0 #define RLC_SRM_CNTL__SRM_ENABLE_MASK 0x1 #define RLC_SRM_CNTL__SRM_ENABLE__SHIFT 0x0 #define RLC_SRM_CNTL__AUTO_INCR_ADDR_MASK 0x2 #define RLC_SRM_CNTL__AUTO_INCR_ADDR__SHIFT 0x1 #define RLC_SRM_CNTL__RESERVED_MASK 0xfffffffc #define RLC_SRM_CNTL__RESERVED__SHIFT 0x2 #define RLC_SRM_DEBUG_SELECT__SELECT_MASK 0xff #define RLC_SRM_DEBUG_SELECT__SELECT__SHIFT 0x0 #define RLC_SRM_DEBUG_SELECT__RESERVED_MASK 0xffffff00 #define RLC_SRM_DEBUG_SELECT__RESERVED__SHIFT 0x8 #define RLC_SRM_DEBUG__DATA_MASK 0xffffffff #define RLC_SRM_DEBUG__DATA__SHIFT 0x0 #define RLC_SRM_ARAM_DATA__DATA_MASK 0xffffffff #define RLC_SRM_ARAM_DATA__DATA__SHIFT 0x0 #define RLC_SRM_DRAM_ADDR__RESERVED_MASK 0xfffffc00 #define RLC_SRM_DRAM_ADDR__RESERVED__SHIFT 0xa #define RLC_SRM_DRAM_DATA__DATA_MASK 0xffffffff #define RLC_SRM_DRAM_DATA__DATA__SHIFT 0x0 #define RLC_SRM_GPM_COMMAND__OP_MASK 0x1 #define RLC_SRM_GPM_COMMAND__OP__SHIFT 0x0 #define RLC_SRM_GPM_COMMAND__INDEX_CNTL_MASK 0x2 #define RLC_SRM_GPM_COMMAND__INDEX_CNTL__SHIFT 0x1 #define RLC_SRM_GPM_COMMAND__INDEX_CNTL_NUM_MASK 0x1c #define RLC_SRM_GPM_COMMAND__INDEX_CNTL_NUM__SHIFT 0x2 #define RLC_SRM_GPM_COMMAND__SIZE_MASK 0x1ffe0 #define RLC_SRM_GPM_COMMAND__SIZE__SHIFT 0x5 #define RLC_SRM_GPM_COMMAND__START_OFFSET_MASK 0x1ffe0000 #define RLC_SRM_GPM_COMMAND__START_OFFSET__SHIFT 0x11 #define RLC_SRM_GPM_COMMAND__RESERVED1_MASK 0x60000000 #define RLC_SRM_GPM_COMMAND__RESERVED1__SHIFT 0x1d #define RLC_SRM_GPM_COMMAND__DEST_MEMORY_MASK 0x80000000 #define RLC_SRM_GPM_COMMAND__DEST_MEMORY__SHIFT 0x1f #define RLC_SRM_GPM_COMMAND_STATUS__FIFO_EMPTY_MASK 0x1 #define RLC_SRM_GPM_COMMAND_STATUS__FIFO_EMPTY__SHIFT 0x0 #define RLC_SRM_GPM_COMMAND_STATUS__FIFO_FULL_MASK 0x2 #define RLC_SRM_GPM_COMMAND_STATUS__FIFO_FULL__SHIFT 0x1 #define RLC_SRM_GPM_COMMAND_STATUS__RESERVED_MASK 0xfffffffc #define RLC_SRM_GPM_COMMAND_STATUS__RESERVED__SHIFT 0x2 #define RLC_SRM_RLCV_COMMAND__OP_MASK 0x1 #define RLC_SRM_RLCV_COMMAND__OP__SHIFT 0x0 #define RLC_SRM_RLCV_COMMAND__RESERVED_MASK 0xe #define RLC_SRM_RLCV_COMMAND__RESERVED__SHIFT 0x1 #define RLC_SRM_RLCV_COMMAND__SIZE_MASK 0xfff0 #define RLC_SRM_RLCV_COMMAND__SIZE__SHIFT 0x4 #define RLC_SRM_RLCV_COMMAND__START_OFFSET_MASK 0xfff0000 #define RLC_SRM_RLCV_COMMAND__START_OFFSET__SHIFT 0x10 #define RLC_SRM_RLCV_COMMAND__RESERVED1_MASK 0x70000000 #define RLC_SRM_RLCV_COMMAND__RESERVED1__SHIFT 0x1c #define RLC_SRM_RLCV_COMMAND__DEST_MEMORY_MASK 0x80000000 #define RLC_SRM_RLCV_COMMAND__DEST_MEMORY__SHIFT 0x1f #define RLC_SRM_RLCV_COMMAND_STATUS__FIFO_EMPTY_MASK 0x1 #define RLC_SRM_RLCV_COMMAND_STATUS__FIFO_EMPTY__SHIFT 0x0 #define RLC_SRM_RLCV_COMMAND_STATUS__FIFO_FULL_MASK 0x2 #define RLC_SRM_RLCV_COMMAND_STATUS__FIFO_FULL__SHIFT 0x1 #define RLC_SRM_RLCV_COMMAND_STATUS__RESERVED_MASK 0xfffffffc #define RLC_SRM_RLCV_COMMAND_STATUS__RESERVED__SHIFT 0x2 #define RLC_SRM_INDEX_CNTL_ADDR_0__ADDRESS_MASK 0xffff #define RLC_SRM_INDEX_CNTL_ADDR_0__ADDRESS__SHIFT 0x0 #define RLC_SRM_INDEX_CNTL_ADDR_0__RESERVED_MASK 0xffff0000 #define RLC_SRM_INDEX_CNTL_ADDR_0__RESERVED__SHIFT 0x10 #define RLC_SRM_INDEX_CNTL_ADDR_1__ADDRESS_MASK 0xffff #define RLC_SRM_INDEX_CNTL_ADDR_1__ADDRESS__SHIFT 0x0 #define RLC_SRM_INDEX_CNTL_ADDR_1__RESERVED_MASK 0xffff0000 #define RLC_SRM_INDEX_CNTL_ADDR_1__RESERVED__SHIFT 0x10 #define RLC_SRM_INDEX_CNTL_ADDR_2__ADDRESS_MASK 0xffff #define RLC_SRM_INDEX_CNTL_ADDR_2__ADDRESS__SHIFT 0x0 #define RLC_SRM_INDEX_CNTL_ADDR_2__RESERVED_MASK 0xffff0000 #define RLC_SRM_INDEX_CNTL_ADDR_2__RESERVED__SHIFT 0x10 #define RLC_SRM_INDEX_CNTL_ADDR_3__ADDRESS_MASK 0xffff #define RLC_SRM_INDEX_CNTL_ADDR_3__ADDRESS__SHIFT 0x0 #define RLC_SRM_INDEX_CNTL_ADDR_3__RESERVED_MASK 0xffff0000 #define RLC_SRM_INDEX_CNTL_ADDR_3__RESERVED__SHIFT 0x10 #define RLC_SRM_INDEX_CNTL_ADDR_4__ADDRESS_MASK 0xffff #define RLC_SRM_INDEX_CNTL_ADDR_4__ADDRESS__SHIFT 0x0 #define RLC_SRM_INDEX_CNTL_ADDR_4__RESERVED_MASK 0xffff0000 #define RLC_SRM_INDEX_CNTL_ADDR_4__RESERVED__SHIFT 0x10 #define RLC_SRM_INDEX_CNTL_ADDR_5__ADDRESS_MASK 0xffff #define RLC_SRM_INDEX_CNTL_ADDR_5__ADDRESS__SHIFT 0x0 #define RLC_SRM_INDEX_CNTL_ADDR_5__RESERVED_MASK 0xffff0000 #define RLC_SRM_INDEX_CNTL_ADDR_5__RESERVED__SHIFT 0x10 #define RLC_SRM_INDEX_CNTL_ADDR_6__ADDRESS_MASK 0xffff #define RLC_SRM_INDEX_CNTL_ADDR_6__ADDRESS__SHIFT 0x0 #define RLC_SRM_INDEX_CNTL_ADDR_6__RESERVED_MASK 0xffff0000 #define RLC_SRM_INDEX_CNTL_ADDR_6__RESERVED__SHIFT 0x10 #define RLC_SRM_INDEX_CNTL_ADDR_7__ADDRESS_MASK 0xffff #define RLC_SRM_INDEX_CNTL_ADDR_7__ADDRESS__SHIFT 0x0 #define RLC_SRM_INDEX_CNTL_ADDR_7__RESERVED_MASK 0xffff0000 #define RLC_SRM_INDEX_CNTL_ADDR_7__RESERVED__SHIFT 0x10 #define RLC_SRM_INDEX_CNTL_DATA_0__DATA_MASK 0xffffffff #define RLC_SRM_INDEX_CNTL_DATA_0__DATA__SHIFT 0x0 #define RLC_SRM_INDEX_CNTL_DATA_1__DATA_MASK 0xffffffff #define RLC_SRM_INDEX_CNTL_DATA_1__DATA__SHIFT 0x0 #define RLC_SRM_INDEX_CNTL_DATA_2__DATA_MASK 0xffffffff #define RLC_SRM_INDEX_CNTL_DATA_2__DATA__SHIFT 0x0 #define RLC_SRM_INDEX_CNTL_DATA_3__DATA_MASK 0xffffffff #define RLC_SRM_INDEX_CNTL_DATA_3__DATA__SHIFT 0x0 #define RLC_SRM_INDEX_CNTL_DATA_4__DATA_MASK 0xffffffff #define RLC_SRM_INDEX_CNTL_DATA_4__DATA__SHIFT 0x0 #define RLC_SRM_INDEX_CNTL_DATA_5__DATA_MASK 0xffffffff #define RLC_SRM_INDEX_CNTL_DATA_5__DATA__SHIFT 0x0 #define RLC_SRM_INDEX_CNTL_DATA_6__DATA_MASK 0xffffffff #define RLC_SRM_INDEX_CNTL_DATA_6__DATA__SHIFT 0x0 #define RLC_SRM_INDEX_CNTL_DATA_7__DATA_MASK 0xffffffff #define RLC_SRM_INDEX_CNTL_DATA_7__DATA__SHIFT 0x0 #define RLC_SRM_STAT__SRM_STATUS_MASK 0x1 #define RLC_SRM_STAT__SRM_STATUS__SHIFT 0x0 #define RLC_SRM_STAT__RESERVED_MASK 0xfffffffe #define RLC_SRM_STAT__RESERVED__SHIFT 0x1 #define RLC_SRM_GPM_ABORT__ABORT_MASK 0x1 #define RLC_SRM_GPM_ABORT__ABORT__SHIFT 0x0 #define RLC_SRM_GPM_ABORT__RESERVED_MASK 0xfffffffe #define RLC_SRM_GPM_ABORT__RESERVED__SHIFT 0x1 #define RLC_CSIB_ADDR_LO__ADDRESS_MASK 0xffffffff #define RLC_CSIB_ADDR_LO__ADDRESS__SHIFT 0x0 #define RLC_CSIB_ADDR_HI__ADDRESS_MASK 0xffff #define RLC_CSIB_ADDR_HI__ADDRESS__SHIFT 0x0 #define RLC_CSIB_LENGTH__LENGTH_MASK 0xffffffff #define RLC_CSIB_LENGTH__LENGTH__SHIFT 0x0 #define RLC_CP_RESPONSE0__RESPONSE_MASK 0xffffffff #define RLC_CP_RESPONSE0__RESPONSE__SHIFT 0x0 #define RLC_CP_RESPONSE1__RESPONSE_MASK 0xffffffff #define RLC_CP_RESPONSE1__RESPONSE__SHIFT 0x0 #define RLC_CP_RESPONSE2__RESPONSE_MASK 0xffffffff #define RLC_CP_RESPONSE2__RESPONSE__SHIFT 0x0 #define RLC_CP_RESPONSE3__RESPONSE_MASK 0xffffffff #define RLC_CP_RESPONSE3__RESPONSE__SHIFT 0x0 #define RLC_SMU_COMMAND__CMD_MASK 0xffffffff #define RLC_SMU_COMMAND__CMD__SHIFT 0x0 #define RLC_CP_SCHEDULERS__scheduler0_MASK 0xff #define RLC_CP_SCHEDULERS__scheduler0__SHIFT 0x0 #define RLC_CP_SCHEDULERS__scheduler1_MASK 0xff00 #define RLC_CP_SCHEDULERS__scheduler1__SHIFT 0x8 #define RLC_CP_SCHEDULERS__scheduler2_MASK 0xff0000 #define RLC_CP_SCHEDULERS__scheduler2__SHIFT 0x10 #define RLC_CP_SCHEDULERS__scheduler3_MASK 0xff000000 #define RLC_CP_SCHEDULERS__scheduler3__SHIFT 0x18 #define RLC_SPM_PERFMON_CNTL__RESERVED1_MASK 0xfff #define RLC_SPM_PERFMON_CNTL__RESERVED1__SHIFT 0x0 #define RLC_SPM_PERFMON_CNTL__PERFMON_RING_MODE_MASK 0x3000 #define RLC_SPM_PERFMON_CNTL__PERFMON_RING_MODE__SHIFT 0xc #define RLC_SPM_PERFMON_CNTL__RESERVED_MASK 0xc000 #define RLC_SPM_PERFMON_CNTL__RESERVED__SHIFT 0xe #define RLC_SPM_PERFMON_CNTL__PERFMON_SAMPLE_INTERVAL_MASK 0xffff0000 #define RLC_SPM_PERFMON_CNTL__PERFMON_SAMPLE_INTERVAL__SHIFT 0x10 #define RLC_SPM_PERFMON_RING_BASE_LO__RING_BASE_LO_MASK 0xffffffff #define RLC_SPM_PERFMON_RING_BASE_LO__RING_BASE_LO__SHIFT 0x0 #define RLC_SPM_PERFMON_RING_BASE_HI__RING_BASE_HI_MASK 0xffff #define RLC_SPM_PERFMON_RING_BASE_HI__RING_BASE_HI__SHIFT 0x0 #define RLC_SPM_PERFMON_RING_BASE_HI__RESERVED_MASK 0xffff0000 #define RLC_SPM_PERFMON_RING_BASE_HI__RESERVED__SHIFT 0x10 #define RLC_SPM_PERFMON_RING_SIZE__RING_BASE_SIZE_MASK 0xffffffff #define RLC_SPM_PERFMON_RING_SIZE__RING_BASE_SIZE__SHIFT 0x0 #define RLC_SPM_PERFMON_SEGMENT_SIZE__PERFMON_SEGMENT_SIZE_MASK 0xff #define RLC_SPM_PERFMON_SEGMENT_SIZE__PERFMON_SEGMENT_SIZE__SHIFT 0x0 #define RLC_SPM_PERFMON_SEGMENT_SIZE__RESERVED1_MASK 0x700 #define RLC_SPM_PERFMON_SEGMENT_SIZE__RESERVED1__SHIFT 0x8 #define RLC_SPM_PERFMON_SEGMENT_SIZE__GLOBAL_NUM_LINE_MASK 0xf800 #define RLC_SPM_PERFMON_SEGMENT_SIZE__GLOBAL_NUM_LINE__SHIFT 0xb #define RLC_SPM_PERFMON_SEGMENT_SIZE__SE0_NUM_LINE_MASK 0x1f0000 #define RLC_SPM_PERFMON_SEGMENT_SIZE__SE0_NUM_LINE__SHIFT 0x10 #define RLC_SPM_PERFMON_SEGMENT_SIZE__SE1_NUM_LINE_MASK 0x3e00000 #define RLC_SPM_PERFMON_SEGMENT_SIZE__SE1_NUM_LINE__SHIFT 0x15 #define RLC_SPM_PERFMON_SEGMENT_SIZE__SE2_NUM_LINE_MASK 0x7c000000 #define RLC_SPM_PERFMON_SEGMENT_SIZE__SE2_NUM_LINE__SHIFT 0x1a #define RLC_SPM_PERFMON_SEGMENT_SIZE__RESERVED_MASK 0x80000000 #define RLC_SPM_PERFMON_SEGMENT_SIZE__RESERVED__SHIFT 0x1f #define RLC_SPM_SE_MUXSEL_ADDR__PERFMON_SEL_ADDR_MASK 0xffffffff #define RLC_SPM_SE_MUXSEL_ADDR__PERFMON_SEL_ADDR__SHIFT 0x0 #define RLC_SPM_SE_MUXSEL_DATA__PERFMON_SEL_DATA_MASK 0xffffffff #define RLC_SPM_SE_MUXSEL_DATA__PERFMON_SEL_DATA__SHIFT 0x0 #define RLC_SPM_CPG_PERFMON_SAMPLE_DELAY__PERFMON_SAMPLE_DELAY_MASK 0xff #define RLC_SPM_CPG_PERFMON_SAMPLE_DELAY__PERFMON_SAMPLE_DELAY__SHIFT 0x0 #define RLC_SPM_CPG_PERFMON_SAMPLE_DELAY__RESERVED_MASK 0xffffff00 #define RLC_SPM_CPG_PERFMON_SAMPLE_DELAY__RESERVED__SHIFT 0x8 #define RLC_SPM_CPC_PERFMON_SAMPLE_DELAY__PERFMON_SAMPLE_DELAY_MASK 0xff #define RLC_SPM_CPC_PERFMON_SAMPLE_DELAY__PERFMON_SAMPLE_DELAY__SHIFT 0x0 #define RLC_SPM_CPC_PERFMON_SAMPLE_DELAY__RESERVED_MASK 0xffffff00 #define RLC_SPM_CPC_PERFMON_SAMPLE_DELAY__RESERVED__SHIFT 0x8 #define RLC_SPM_CPF_PERFMON_SAMPLE_DELAY__PERFMON_SAMPLE_DELAY_MASK 0xff #define RLC_SPM_CPF_PERFMON_SAMPLE_DELAY__PERFMON_SAMPLE_DELAY__SHIFT 0x0 #define RLC_SPM_CPF_PERFMON_SAMPLE_DELAY__RESERVED_MASK 0xffffff00 #define RLC_SPM_CPF_PERFMON_SAMPLE_DELAY__RESERVED__SHIFT 0x8 #define RLC_SPM_CB_PERFMON_SAMPLE_DELAY__PERFMON_SAMPLE_DELAY_MASK 0xff #define RLC_SPM_CB_PERFMON_SAMPLE_DELAY__PERFMON_SAMPLE_DELAY__SHIFT 0x0 #define RLC_SPM_CB_PERFMON_SAMPLE_DELAY__RESERVED_MASK 0xffffff00 #define RLC_SPM_CB_PERFMON_SAMPLE_DELAY__RESERVED__SHIFT 0x8 #define RLC_SPM_DB_PERFMON_SAMPLE_DELAY__PERFMON_SAMPLE_DELAY_MASK 0xff #define RLC_SPM_DB_PERFMON_SAMPLE_DELAY__PERFMON_SAMPLE_DELAY__SHIFT 0x0 #define RLC_SPM_DB_PERFMON_SAMPLE_DELAY__RESERVED_MASK 0xffffff00 #define RLC_SPM_DB_PERFMON_SAMPLE_DELAY__RESERVED__SHIFT 0x8 #define RLC_SPM_PA_PERFMON_SAMPLE_DELAY__PERFMON_SAMPLE_DELAY_MASK 0xff #define RLC_SPM_PA_PERFMON_SAMPLE_DELAY__PERFMON_SAMPLE_DELAY__SHIFT 0x0 #define RLC_SPM_PA_PERFMON_SAMPLE_DELAY__RESERVED_MASK 0xffffff00 #define RLC_SPM_PA_PERFMON_SAMPLE_DELAY__RESERVED__SHIFT 0x8 #define RLC_SPM_GDS_PERFMON_SAMPLE_DELAY__PERFMON_SAMPLE_DELAY_MASK 0xff #define RLC_SPM_GDS_PERFMON_SAMPLE_DELAY__PERFMON_SAMPLE_DELAY__SHIFT 0x0 #define RLC_SPM_GDS_PERFMON_SAMPLE_DELAY__RESERVED_MASK 0xffffff00 #define RLC_SPM_GDS_PERFMON_SAMPLE_DELAY__RESERVED__SHIFT 0x8 #define RLC_SPM_IA_PERFMON_SAMPLE_DELAY__PERFMON_SAMPLE_DELAY_MASK 0xff #define RLC_SPM_IA_PERFMON_SAMPLE_DELAY__PERFMON_SAMPLE_DELAY__SHIFT 0x0 #define RLC_SPM_IA_PERFMON_SAMPLE_DELAY__RESERVED_MASK 0xffffff00 #define RLC_SPM_IA_PERFMON_SAMPLE_DELAY__RESERVED__SHIFT 0x8 #define RLC_SPM_SC_PERFMON_SAMPLE_DELAY__PERFMON_SAMPLE_DELAY_MASK 0xff #define RLC_SPM_SC_PERFMON_SAMPLE_DELAY__PERFMON_SAMPLE_DELAY__SHIFT 0x0 #define RLC_SPM_SC_PERFMON_SAMPLE_DELAY__RESERVED_MASK 0xffffff00 #define RLC_SPM_SC_PERFMON_SAMPLE_DELAY__RESERVED__SHIFT 0x8 #define RLC_SPM_TCC_PERFMON_SAMPLE_DELAY__PERFMON_SAMPLE_DELAY_MASK 0xff #define RLC_SPM_TCC_PERFMON_SAMPLE_DELAY__PERFMON_SAMPLE_DELAY__SHIFT 0x0 #define RLC_SPM_TCC_PERFMON_SAMPLE_DELAY__RESERVED_MASK 0xffffff00 #define RLC_SPM_TCC_PERFMON_SAMPLE_DELAY__RESERVED__SHIFT 0x8 #define RLC_SPM_TCA_PERFMON_SAMPLE_DELAY__PERFMON_SAMPLE_DELAY_MASK 0xff #define RLC_SPM_TCA_PERFMON_SAMPLE_DELAY__PERFMON_SAMPLE_DELAY__SHIFT 0x0 #define RLC_SPM_TCA_PERFMON_SAMPLE_DELAY__RESERVED_MASK 0xffffff00 #define RLC_SPM_TCA_PERFMON_SAMPLE_DELAY__RESERVED__SHIFT 0x8 #define RLC_SPM_TCP_PERFMON_SAMPLE_DELAY__PERFMON_SAMPLE_DELAY_MASK 0xff #define RLC_SPM_TCP_PERFMON_SAMPLE_DELAY__PERFMON_SAMPLE_DELAY__SHIFT 0x0 #define RLC_SPM_TCP_PERFMON_SAMPLE_DELAY__RESERVED_MASK 0xffffff00 #define RLC_SPM_TCP_PERFMON_SAMPLE_DELAY__RESERVED__SHIFT 0x8 #define RLC_SPM_TA_PERFMON_SAMPLE_DELAY__PERFMON_SAMPLE_DELAY_MASK 0xff #define RLC_SPM_TA_PERFMON_SAMPLE_DELAY__PERFMON_SAMPLE_DELAY__SHIFT 0x0 #define RLC_SPM_TA_PERFMON_SAMPLE_DELAY__RESERVED_MASK 0xffffff00 #define RLC_SPM_TA_PERFMON_SAMPLE_DELAY__RESERVED__SHIFT 0x8 #define RLC_SPM_TD_PERFMON_SAMPLE_DELAY__PERFMON_SAMPLE_DELAY_MASK 0xff #define RLC_SPM_TD_PERFMON_SAMPLE_DELAY__PERFMON_SAMPLE_DELAY__SHIFT 0x0 #define RLC_SPM_TD_PERFMON_SAMPLE_DELAY__RESERVED_MASK 0xffffff00 #define RLC_SPM_TD_PERFMON_SAMPLE_DELAY__RESERVED__SHIFT 0x8 #define RLC_SPM_VGT_PERFMON_SAMPLE_DELAY__PERFMON_SAMPLE_DELAY_MASK 0xff #define RLC_SPM_VGT_PERFMON_SAMPLE_DELAY__PERFMON_SAMPLE_DELAY__SHIFT 0x0 #define RLC_SPM_VGT_PERFMON_SAMPLE_DELAY__RESERVED_MASK 0xffffff00 #define RLC_SPM_VGT_PERFMON_SAMPLE_DELAY__RESERVED__SHIFT 0x8 #define RLC_SPM_SPI_PERFMON_SAMPLE_DELAY__PERFMON_SAMPLE_DELAY_MASK 0xff #define RLC_SPM_SPI_PERFMON_SAMPLE_DELAY__PERFMON_SAMPLE_DELAY__SHIFT 0x0 #define RLC_SPM_SPI_PERFMON_SAMPLE_DELAY__RESERVED_MASK 0xffffff00 #define RLC_SPM_SPI_PERFMON_SAMPLE_DELAY__RESERVED__SHIFT 0x8 #define RLC_SPM_SQG_PERFMON_SAMPLE_DELAY__PERFMON_SAMPLE_DELAY_MASK 0xff #define RLC_SPM_SQG_PERFMON_SAMPLE_DELAY__PERFMON_SAMPLE_DELAY__SHIFT 0x0 #define RLC_SPM_SQG_PERFMON_SAMPLE_DELAY__RESERVED_MASK 0xffffff00 #define RLC_SPM_SQG_PERFMON_SAMPLE_DELAY__RESERVED__SHIFT 0x8 #define RLC_SPM_SX_PERFMON_SAMPLE_DELAY__PERFMON_SAMPLE_DELAY_MASK 0xff #define RLC_SPM_SX_PERFMON_SAMPLE_DELAY__PERFMON_SAMPLE_DELAY__SHIFT 0x0 #define RLC_SPM_SX_PERFMON_SAMPLE_DELAY__RESERVED_MASK 0xffffff00 #define RLC_SPM_SX_PERFMON_SAMPLE_DELAY__RESERVED__SHIFT 0x8 #define RLC_SPM_GLOBAL_MUXSEL_ADDR__PERFMON_SEL_ADDR_MASK 0xffffffff #define RLC_SPM_GLOBAL_MUXSEL_ADDR__PERFMON_SEL_ADDR__SHIFT 0x0 #define RLC_SPM_GLOBAL_MUXSEL_DATA__PERFMON_SEL_DATA_MASK 0xffffffff #define RLC_SPM_GLOBAL_MUXSEL_DATA__PERFMON_SEL_DATA__SHIFT 0x0 #define RLC_SPM_RING_RDPTR__PERFMON_RING_RDPTR_MASK 0xffffffff #define RLC_SPM_RING_RDPTR__PERFMON_RING_RDPTR__SHIFT 0x0 #define RLC_SPM_SEGMENT_THRESHOLD__NUM_SEGMENT_THRESHOLD_MASK 0xffffffff #define RLC_SPM_SEGMENT_THRESHOLD__NUM_SEGMENT_THRESHOLD__SHIFT 0x0 #define RLC_SPM_DBR0_PERFMON_SAMPLE_DELAY__PERFMON_SAMPLE_DELAY_MASK 0xff #define RLC_SPM_DBR0_PERFMON_SAMPLE_DELAY__PERFMON_SAMPLE_DELAY__SHIFT 0x0 #define RLC_SPM_DBR0_PERFMON_SAMPLE_DELAY__RESERVED_MASK 0xffffff00 #define RLC_SPM_DBR0_PERFMON_SAMPLE_DELAY__RESERVED__SHIFT 0x8 #define RLC_SPM_DBR1_PERFMON_SAMPLE_DELAY__PERFMON_SAMPLE_DELAY_MASK 0xff #define RLC_SPM_DBR1_PERFMON_SAMPLE_DELAY__PERFMON_SAMPLE_DELAY__SHIFT 0x0 #define RLC_SPM_DBR1_PERFMON_SAMPLE_DELAY__RESERVED_MASK 0xffffff00 #define RLC_SPM_DBR1_PERFMON_SAMPLE_DELAY__RESERVED__SHIFT 0x8 #define RLC_SPM_CBR0_PERFMON_SAMPLE_DELAY__PERFMON_SAMPLE_DELAY_MASK 0xff #define RLC_SPM_CBR0_PERFMON_SAMPLE_DELAY__PERFMON_SAMPLE_DELAY__SHIFT 0x0 #define RLC_SPM_CBR0_PERFMON_SAMPLE_DELAY__RESERVED_MASK 0xffffff00 #define RLC_SPM_CBR0_PERFMON_SAMPLE_DELAY__RESERVED__SHIFT 0x8 #define RLC_SPM_CBR1_PERFMON_SAMPLE_DELAY__PERFMON_SAMPLE_DELAY_MASK 0xff #define RLC_SPM_CBR1_PERFMON_SAMPLE_DELAY__PERFMON_SAMPLE_DELAY__SHIFT 0x0 #define RLC_SPM_CBR1_PERFMON_SAMPLE_DELAY__RESERVED_MASK 0xffffff00 #define RLC_SPM_CBR1_PERFMON_SAMPLE_DELAY__RESERVED__SHIFT 0x8 #define RLC_GPU_IOV_VF_ENABLE__VF_ENABLE_MASK 0x1 #define RLC_GPU_IOV_VF_ENABLE__VF_ENABLE__SHIFT 0x0 #define RLC_GPU_IOV_VF_ENABLE__RESERVED_MASK 0xfffe #define RLC_GPU_IOV_VF_ENABLE__RESERVED__SHIFT 0x1 #define RLC_GPU_IOV_VF_ENABLE__VF_NUM_MASK 0xffff0000 #define RLC_GPU_IOV_VF_ENABLE__VF_NUM__SHIFT 0x10 #define RLC_GPU_IOV_CFG_REG1__CMD_TYPE_MASK 0xf #define RLC_GPU_IOV_CFG_REG1__CMD_TYPE__SHIFT 0x0 #define RLC_GPU_IOV_CFG_REG1__CMD_EXECUTE_MASK 0x10 #define RLC_GPU_IOV_CFG_REG1__CMD_EXECUTE__SHIFT 0x4 #define RLC_GPU_IOV_CFG_REG1__CMD_EXECUTE_INTR_EN_MASK 0x20 #define RLC_GPU_IOV_CFG_REG1__CMD_EXECUTE_INTR_EN__SHIFT 0x5 #define RLC_GPU_IOV_CFG_REG1__RESERVED_MASK 0xc0 #define RLC_GPU_IOV_CFG_REG1__RESERVED__SHIFT 0x6 #define RLC_GPU_IOV_CFG_REG1__FCN_ID_MASK 0xff00 #define RLC_GPU_IOV_CFG_REG1__FCN_ID__SHIFT 0x8 #define RLC_GPU_IOV_CFG_REG1__NEXT_FCN_ID_MASK 0xff0000 #define RLC_GPU_IOV_CFG_REG1__NEXT_FCN_ID__SHIFT 0x10 #define RLC_GPU_IOV_CFG_REG1__RESERVED1_MASK 0xff000000 #define RLC_GPU_IOV_CFG_REG1__RESERVED1__SHIFT 0x18 #define RLC_GPU_IOV_CFG_REG2__CMD_STATUS_MASK 0xf #define RLC_GPU_IOV_CFG_REG2__CMD_STATUS__SHIFT 0x0 #define RLC_GPU_IOV_CFG_REG2__RESERVED_MASK 0xfffffff0 #define RLC_GPU_IOV_CFG_REG2__RESERVED__SHIFT 0x4 #define RLC_GPU_IOV_CFG_REG6__CNTXT_SIZE_MASK 0x7f #define RLC_GPU_IOV_CFG_REG6__CNTXT_SIZE__SHIFT 0x0 #define RLC_GPU_IOV_CFG_REG6__CNTXT_LOCATION_MASK 0x80 #define RLC_GPU_IOV_CFG_REG6__CNTXT_LOCATION__SHIFT 0x7 #define RLC_GPU_IOV_CFG_REG6__RESERVED_MASK 0x300 #define RLC_GPU_IOV_CFG_REG6__RESERVED__SHIFT 0x8 #define RLC_GPU_IOV_CFG_REG6__CNTXT_OFFSET_MASK 0xfffffc00 #define RLC_GPU_IOV_CFG_REG6__CNTXT_OFFSET__SHIFT 0xa #define RLC_GPU_IOV_CFG_REG8__VM_BUSY_STATUS_MASK 0xffffffff #define RLC_GPU_IOV_CFG_REG8__VM_BUSY_STATUS__SHIFT 0x0 #define RLC_GPU_IOV_CFG_REG9__ACTIVE_FCN_ID_MASK 0xff #define RLC_GPU_IOV_CFG_REG9__ACTIVE_FCN_ID__SHIFT 0x0 #define RLC_GPU_IOV_CFG_REG9__ACTIVE_FCN_ID_STATUS_MASK 0xf00 #define RLC_GPU_IOV_CFG_REG9__ACTIVE_FCN_ID_STATUS__SHIFT 0x8 #define RLC_GPU_IOV_CFG_REG9__RESERVED_MASK 0xfffff000 #define RLC_GPU_IOV_CFG_REG9__RESERVED__SHIFT 0xc #define RLC_GPU_IOV_CFG_REG10__TIME_QUANTA_PF_MASK 0xffff #define RLC_GPU_IOV_CFG_REG10__TIME_QUANTA_PF__SHIFT 0x0 #define RLC_GPU_IOV_CFG_REG10__RESERVED_MASK 0xffff0000 #define RLC_GPU_IOV_CFG_REG10__RESERVED__SHIFT 0x10 #define RLC_GPU_IOV_CFG_REG11__YIELD_MASK 0xffffffff #define RLC_GPU_IOV_CFG_REG11__YIELD__SHIFT 0x0 #define RLC_GPU_IOV_CFG_REG12__TIME_QUANTA_VF0_MASK 0xff #define RLC_GPU_IOV_CFG_REG12__TIME_QUANTA_VF0__SHIFT 0x0 #define RLC_GPU_IOV_CFG_REG12__TIME_QUANTA_VF1_MASK 0xff00 #define RLC_GPU_IOV_CFG_REG12__TIME_QUANTA_VF1__SHIFT 0x8 #define RLC_GPU_IOV_CFG_REG12__TIME_QUANTA_VF2_MASK 0xff0000 #define RLC_GPU_IOV_CFG_REG12__TIME_QUANTA_VF2__SHIFT 0x10 #define RLC_GPU_IOV_CFG_REG12__TIME_QUANTA_VF3_MASK 0xff000000 #define RLC_GPU_IOV_CFG_REG12__TIME_QUANTA_VF3__SHIFT 0x18 #define RLC_GPU_IOV_CFG_REG13__TIME_QUANTA_VF4_MASK 0xff #define RLC_GPU_IOV_CFG_REG13__TIME_QUANTA_VF4__SHIFT 0x0 #define RLC_GPU_IOV_CFG_REG13__TIME_QUANTA_VF5_MASK 0xff00 #define RLC_GPU_IOV_CFG_REG13__TIME_QUANTA_VF5__SHIFT 0x8 #define RLC_GPU_IOV_CFG_REG13__TIME_QUANTA_VF6_MASK 0xff0000 #define RLC_GPU_IOV_CFG_REG13__TIME_QUANTA_VF6__SHIFT 0x10 #define RLC_GPU_IOV_CFG_REG13__TIME_QUANTA_VF7_MASK 0xff000000 #define RLC_GPU_IOV_CFG_REG13__TIME_QUANTA_VF7__SHIFT 0x18 #define RLC_GPU_IOV_CFG_REG14__TIME_QUANTA_VF8_MASK 0xff #define RLC_GPU_IOV_CFG_REG14__TIME_QUANTA_VF8__SHIFT 0x0 #define RLC_GPU_IOV_CFG_REG14__TIME_QUANTA_VF9_MASK 0xff00 #define RLC_GPU_IOV_CFG_REG14__TIME_QUANTA_VF9__SHIFT 0x8 #define RLC_GPU_IOV_CFG_REG14__TIME_QUANTA_VF10_MASK 0xff0000 #define RLC_GPU_IOV_CFG_REG14__TIME_QUANTA_VF10__SHIFT 0x10 #define RLC_GPU_IOV_CFG_REG14__TIME_QUANTA_VF11_MASK 0xff000000 #define RLC_GPU_IOV_CFG_REG14__TIME_QUANTA_VF11__SHIFT 0x18 #define RLC_GPU_IOV_CFG_REG15__TIME_QUANTA_VF12_MASK 0xff #define RLC_GPU_IOV_CFG_REG15__TIME_QUANTA_VF12__SHIFT 0x0 #define RLC_GPU_IOV_CFG_REG15__TIME_QUANTA_VF13_MASK 0xff00 #define RLC_GPU_IOV_CFG_REG15__TIME_QUANTA_VF13__SHIFT 0x8 #define RLC_GPU_IOV_CFG_REG15__TIME_QUANTA_VF14_MASK 0xff0000 #define RLC_GPU_IOV_CFG_REG15__TIME_QUANTA_VF14__SHIFT 0x10 #define RLC_GPU_IOV_CFG_REG15__TIME_QUANTA_VF15_MASK 0xff000000 #define RLC_GPU_IOV_CFG_REG15__TIME_QUANTA_VF15__SHIFT 0x18 #define RLC_GPU_IOV_ACTIVE_FCN_ID__VF_ID_MASK 0xf #define RLC_GPU_IOV_ACTIVE_FCN_ID__VF_ID__SHIFT 0x0 #define RLC_GPU_IOV_ACTIVE_FCN_ID__RESERVED_MASK 0x7ffffff0 #define RLC_GPU_IOV_ACTIVE_FCN_ID__RESERVED__SHIFT 0x4 #define RLC_GPU_IOV_ACTIVE_FCN_ID__PF_VF_MASK 0x80000000 #define RLC_GPU_IOV_ACTIVE_FCN_ID__PF_VF__SHIFT 0x1f #define RLC_GPM_VMID_THREAD2__RLC_VMID_MASK 0xf #define RLC_GPM_VMID_THREAD2__RLC_VMID__SHIFT 0x0 #define RLC_GPM_VMID_THREAD2__RESERVED0_MASK 0xf0 #define RLC_GPM_VMID_THREAD2__RESERVED0__SHIFT 0x4 #define RLC_GPM_VMID_THREAD2__RLC_QUEUEID_MASK 0x700 #define RLC_GPM_VMID_THREAD2__RLC_QUEUEID__SHIFT 0x8 #define RLC_GPM_VMID_THREAD2__RESERVED1_MASK 0xfffff800 #define RLC_GPM_VMID_THREAD2__RESERVED1__SHIFT 0xb #define RLC_GPU_IOV_UCODE_ADDR__UCODE_ADDR_MASK 0xfff #define RLC_GPU_IOV_UCODE_ADDR__UCODE_ADDR__SHIFT 0x0 #define RLC_GPU_IOV_UCODE_ADDR__RESERVED_MASK 0xfffff000 #define RLC_GPU_IOV_UCODE_ADDR__RESERVED__SHIFT 0xc #define RLC_GPU_IOV_UCODE_DATA__UCODE_DATA_MASK 0xffffffff #define RLC_GPU_IOV_UCODE_DATA__UCODE_DATA__SHIFT 0x0 #define RLC_GPU_IOV_SCRATCH_ADDR__ADDR_MASK 0x1ff #define RLC_GPU_IOV_SCRATCH_ADDR__ADDR__SHIFT 0x0 #define RLC_GPU_IOV_SCRATCH_ADDR__RESERVED_MASK 0xfffffe00 #define RLC_GPU_IOV_SCRATCH_ADDR__RESERVED__SHIFT 0x9 #define RLC_GPU_IOV_SCRATCH_DATA__DATA_MASK 0xffffffff #define RLC_GPU_IOV_SCRATCH_DATA__DATA__SHIFT 0x0 #define RLC_GPU_IOV_F32_CNTL__ENABLE_MASK 0x1 #define RLC_GPU_IOV_F32_CNTL__ENABLE__SHIFT 0x0 #define RLC_GPU_IOV_F32_CNTL__RESERVED_MASK 0xfffffffe #define RLC_GPU_IOV_F32_CNTL__RESERVED__SHIFT 0x1 #define RLC_GPU_IOV_F32_RESET__RESET_MASK 0x1 #define RLC_GPU_IOV_F32_RESET__RESET__SHIFT 0x0 #define RLC_GPU_IOV_F32_RESET__RESERVED_MASK 0xfffffffe #define RLC_GPU_IOV_F32_RESET__RESERVED__SHIFT 0x1 #define RLC_GPU_IOV_SDMA0_STATUS__PREEMPTED_MASK 0x1 #define RLC_GPU_IOV_SDMA0_STATUS__PREEMPTED__SHIFT 0x0 #define RLC_GPU_IOV_SDMA0_STATUS__RESERVED_MASK 0xfe #define RLC_GPU_IOV_SDMA0_STATUS__RESERVED__SHIFT 0x1 #define RLC_GPU_IOV_SDMA0_STATUS__SAVED_MASK 0x100 #define RLC_GPU_IOV_SDMA0_STATUS__SAVED__SHIFT 0x8 #define RLC_GPU_IOV_SDMA0_STATUS__RESERVED1_MASK 0xe00 #define RLC_GPU_IOV_SDMA0_STATUS__RESERVED1__SHIFT 0x9 #define RLC_GPU_IOV_SDMA0_STATUS__RESTORED_MASK 0x1000 #define RLC_GPU_IOV_SDMA0_STATUS__RESTORED__SHIFT 0xc #define RLC_GPU_IOV_SDMA0_STATUS__RESERVED2_MASK 0xffffe000 #define RLC_GPU_IOV_SDMA0_STATUS__RESERVED2__SHIFT 0xd #define RLC_GPU_IOV_SDMA1_STATUS__PREEMPTED_MASK 0x1 #define RLC_GPU_IOV_SDMA1_STATUS__PREEMPTED__SHIFT 0x0 #define RLC_GPU_IOV_SDMA1_STATUS__RESERVED_MASK 0xfe #define RLC_GPU_IOV_SDMA1_STATUS__RESERVED__SHIFT 0x1 #define RLC_GPU_IOV_SDMA1_STATUS__SAVED_MASK 0x100 #define RLC_GPU_IOV_SDMA1_STATUS__SAVED__SHIFT 0x8 #define RLC_GPU_IOV_SDMA1_STATUS__RESERVED1_MASK 0xe00 #define RLC_GPU_IOV_SDMA1_STATUS__RESERVED1__SHIFT 0x9 #define RLC_GPU_IOV_SDMA1_STATUS__RESTORED_MASK 0x1000 #define RLC_GPU_IOV_SDMA1_STATUS__RESTORED__SHIFT 0xc #define RLC_GPU_IOV_SDMA1_STATUS__RESERVED2_MASK 0xffffe000 #define RLC_GPU_IOV_SDMA1_STATUS__RESERVED2__SHIFT 0xd #define RLC_GPU_IOV_SMU_RESPONSE__RESP_MASK 0xffffffff #define RLC_GPU_IOV_SMU_RESPONSE__RESP__SHIFT 0x0 #define RLC_GPU_IOV_VIRT_RESET_REQ__VF_FLR_MASK 0xffff #define RLC_GPU_IOV_VIRT_RESET_REQ__VF_FLR__SHIFT 0x0 #define RLC_GPU_IOV_VIRT_RESET_REQ__RESERVED_MASK 0x7fff0000 #define RLC_GPU_IOV_VIRT_RESET_REQ__RESERVED__SHIFT 0x10 #define RLC_GPU_IOV_VIRT_RESET_REQ__SOFT_PF_FLR_MASK 0x80000000 #define RLC_GPU_IOV_VIRT_RESET_REQ__SOFT_PF_FLR__SHIFT 0x1f #define RLC_GPU_IOV_RLC_RESPONSE__RESP_MASK 0xffffffff #define RLC_GPU_IOV_RLC_RESPONSE__RESP__SHIFT 0x0 #define RLC_GPU_IOV_INT_DISABLE__DISABLE_MASK 0xffffffff #define RLC_GPU_IOV_INT_DISABLE__DISABLE__SHIFT 0x0 #define RLC_GPU_IOV_INT_FORCE__FORCE_MASK 0xffffffff #define RLC_GPU_IOV_INT_FORCE__FORCE__SHIFT 0x0 #define RLC_GPU_IOV_SDMA0_BUSY_STATUS__VM_BUSY_STATUS_MASK 0xffffffff #define RLC_GPU_IOV_SDMA0_BUSY_STATUS__VM_BUSY_STATUS__SHIFT 0x0 #define RLC_GPU_IOV_SDMA1_BUSY_STATUS__VM_BUSY_STATUS_MASK 0xffffffff #define RLC_GPU_IOV_SDMA1_BUSY_STATUS__VM_BUSY_STATUS__SHIFT 0x0 #define RLC_GPU_IOV_SCH_0__DATA_MASK 0xffffffff #define RLC_GPU_IOV_SCH_0__DATA__SHIFT 0x0 #define RLC_GPU_IOV_SCH_1__DATA_MASK 0xffffffff #define RLC_GPU_IOV_SCH_1__DATA__SHIFT 0x0 #define RLC_GPU_IOV_SCH_2__DATA_MASK 0xffffffff #define RLC_GPU_IOV_SCH_2__DATA__SHIFT 0x0 #define RLC_GPU_IOV_SCH_3__DATA_MASK 0xffffffff #define RLC_GPU_IOV_SCH_3__DATA__SHIFT 0x0 #define RLC_GPU_IOV_SCH_INT__interrupt_MASK 0xffffffff #define RLC_GPU_IOV_SCH_INT__interrupt__SHIFT 0x0 #define SPI_PS_INPUT_CNTL_0__OFFSET_MASK 0x3f #define SPI_PS_INPUT_CNTL_0__OFFSET__SHIFT 0x0 #define SPI_PS_INPUT_CNTL_0__DEFAULT_VAL_MASK 0x300 #define SPI_PS_INPUT_CNTL_0__DEFAULT_VAL__SHIFT 0x8 #define SPI_PS_INPUT_CNTL_0__FLAT_SHADE_MASK 0x400 #define SPI_PS_INPUT_CNTL_0__FLAT_SHADE__SHIFT 0xa #define SPI_PS_INPUT_CNTL_0__CYL_WRAP_MASK 0x1e000 #define SPI_PS_INPUT_CNTL_0__CYL_WRAP__SHIFT 0xd #define SPI_PS_INPUT_CNTL_0__PT_SPRITE_TEX_MASK 0x20000 #define SPI_PS_INPUT_CNTL_0__PT_SPRITE_TEX__SHIFT 0x11 #define SPI_PS_INPUT_CNTL_0__DUP_MASK 0x40000 #define SPI_PS_INPUT_CNTL_0__DUP__SHIFT 0x12 #define SPI_PS_INPUT_CNTL_0__FP16_INTERP_MODE_MASK 0x80000 #define SPI_PS_INPUT_CNTL_0__FP16_INTERP_MODE__SHIFT 0x13 #define SPI_PS_INPUT_CNTL_0__USE_DEFAULT_ATTR1_MASK 0x100000 #define SPI_PS_INPUT_CNTL_0__USE_DEFAULT_ATTR1__SHIFT 0x14 #define SPI_PS_INPUT_CNTL_0__DEFAULT_VAL_ATTR1_MASK 0x600000 #define SPI_PS_INPUT_CNTL_0__DEFAULT_VAL_ATTR1__SHIFT 0x15 #define SPI_PS_INPUT_CNTL_0__PT_SPRITE_TEX_ATTR1_MASK 0x800000 #define SPI_PS_INPUT_CNTL_0__PT_SPRITE_TEX_ATTR1__SHIFT 0x17 #define SPI_PS_INPUT_CNTL_0__ATTR0_VALID_MASK 0x1000000 #define SPI_PS_INPUT_CNTL_0__ATTR0_VALID__SHIFT 0x18 #define SPI_PS_INPUT_CNTL_0__ATTR1_VALID_MASK 0x2000000 #define SPI_PS_INPUT_CNTL_0__ATTR1_VALID__SHIFT 0x19 #define SPI_PS_INPUT_CNTL_1__OFFSET_MASK 0x3f #define SPI_PS_INPUT_CNTL_1__OFFSET__SHIFT 0x0 #define SPI_PS_INPUT_CNTL_1__DEFAULT_VAL_MASK 0x300 #define SPI_PS_INPUT_CNTL_1__DEFAULT_VAL__SHIFT 0x8 #define SPI_PS_INPUT_CNTL_1__FLAT_SHADE_MASK 0x400 #define SPI_PS_INPUT_CNTL_1__FLAT_SHADE__SHIFT 0xa #define SPI_PS_INPUT_CNTL_1__CYL_WRAP_MASK 0x1e000 #define SPI_PS_INPUT_CNTL_1__CYL_WRAP__SHIFT 0xd #define SPI_PS_INPUT_CNTL_1__PT_SPRITE_TEX_MASK 0x20000 #define SPI_PS_INPUT_CNTL_1__PT_SPRITE_TEX__SHIFT 0x11 #define SPI_PS_INPUT_CNTL_1__DUP_MASK 0x40000 #define SPI_PS_INPUT_CNTL_1__DUP__SHIFT 0x12 #define SPI_PS_INPUT_CNTL_1__FP16_INTERP_MODE_MASK 0x80000 #define SPI_PS_INPUT_CNTL_1__FP16_INTERP_MODE__SHIFT 0x13 #define SPI_PS_INPUT_CNTL_1__USE_DEFAULT_ATTR1_MASK 0x100000 #define SPI_PS_INPUT_CNTL_1__USE_DEFAULT_ATTR1__SHIFT 0x14 #define SPI_PS_INPUT_CNTL_1__DEFAULT_VAL_ATTR1_MASK 0x600000 #define SPI_PS_INPUT_CNTL_1__DEFAULT_VAL_ATTR1__SHIFT 0x15 #define SPI_PS_INPUT_CNTL_1__PT_SPRITE_TEX_ATTR1_MASK 0x800000 #define SPI_PS_INPUT_CNTL_1__PT_SPRITE_TEX_ATTR1__SHIFT 0x17 #define SPI_PS_INPUT_CNTL_1__ATTR0_VALID_MASK 0x1000000 #define SPI_PS_INPUT_CNTL_1__ATTR0_VALID__SHIFT 0x18 #define SPI_PS_INPUT_CNTL_1__ATTR1_VALID_MASK 0x2000000 #define SPI_PS_INPUT_CNTL_1__ATTR1_VALID__SHIFT 0x19 #define SPI_PS_INPUT_CNTL_2__OFFSET_MASK 0x3f #define SPI_PS_INPUT_CNTL_2__OFFSET__SHIFT 0x0 #define SPI_PS_INPUT_CNTL_2__DEFAULT_VAL_MASK 0x300 #define SPI_PS_INPUT_CNTL_2__DEFAULT_VAL__SHIFT 0x8 #define SPI_PS_INPUT_CNTL_2__FLAT_SHADE_MASK 0x400 #define SPI_PS_INPUT_CNTL_2__FLAT_SHADE__SHIFT 0xa #define SPI_PS_INPUT_CNTL_2__CYL_WRAP_MASK 0x1e000 #define SPI_PS_INPUT_CNTL_2__CYL_WRAP__SHIFT 0xd #define SPI_PS_INPUT_CNTL_2__PT_SPRITE_TEX_MASK 0x20000 #define SPI_PS_INPUT_CNTL_2__PT_SPRITE_TEX__SHIFT 0x11 #define SPI_PS_INPUT_CNTL_2__DUP_MASK 0x40000 #define SPI_PS_INPUT_CNTL_2__DUP__SHIFT 0x12 #define SPI_PS_INPUT_CNTL_2__FP16_INTERP_MODE_MASK 0x80000 #define SPI_PS_INPUT_CNTL_2__FP16_INTERP_MODE__SHIFT 0x13 #define SPI_PS_INPUT_CNTL_2__USE_DEFAULT_ATTR1_MASK 0x100000 #define SPI_PS_INPUT_CNTL_2__USE_DEFAULT_ATTR1__SHIFT 0x14 #define SPI_PS_INPUT_CNTL_2__DEFAULT_VAL_ATTR1_MASK 0x600000 #define SPI_PS_INPUT_CNTL_2__DEFAULT_VAL_ATTR1__SHIFT 0x15 #define SPI_PS_INPUT_CNTL_2__PT_SPRITE_TEX_ATTR1_MASK 0x800000 #define SPI_PS_INPUT_CNTL_2__PT_SPRITE_TEX_ATTR1__SHIFT 0x17 #define SPI_PS_INPUT_CNTL_2__ATTR0_VALID_MASK 0x1000000 #define SPI_PS_INPUT_CNTL_2__ATTR0_VALID__SHIFT 0x18 #define SPI_PS_INPUT_CNTL_2__ATTR1_VALID_MASK 0x2000000 #define SPI_PS_INPUT_CNTL_2__ATTR1_VALID__SHIFT 0x19 #define SPI_PS_INPUT_CNTL_3__OFFSET_MASK 0x3f #define SPI_PS_INPUT_CNTL_3__OFFSET__SHIFT 0x0 #define SPI_PS_INPUT_CNTL_3__DEFAULT_VAL_MASK 0x300 #define SPI_PS_INPUT_CNTL_3__DEFAULT_VAL__SHIFT 0x8 #define SPI_PS_INPUT_CNTL_3__FLAT_SHADE_MASK 0x400 #define SPI_PS_INPUT_CNTL_3__FLAT_SHADE__SHIFT 0xa #define SPI_PS_INPUT_CNTL_3__CYL_WRAP_MASK 0x1e000 #define SPI_PS_INPUT_CNTL_3__CYL_WRAP__SHIFT 0xd #define SPI_PS_INPUT_CNTL_3__PT_SPRITE_TEX_MASK 0x20000 #define SPI_PS_INPUT_CNTL_3__PT_SPRITE_TEX__SHIFT 0x11 #define SPI_PS_INPUT_CNTL_3__DUP_MASK 0x40000 #define SPI_PS_INPUT_CNTL_3__DUP__SHIFT 0x12 #define SPI_PS_INPUT_CNTL_3__FP16_INTERP_MODE_MASK 0x80000 #define SPI_PS_INPUT_CNTL_3__FP16_INTERP_MODE__SHIFT 0x13 #define SPI_PS_INPUT_CNTL_3__USE_DEFAULT_ATTR1_MASK 0x100000 #define SPI_PS_INPUT_CNTL_3__USE_DEFAULT_ATTR1__SHIFT 0x14 #define SPI_PS_INPUT_CNTL_3__DEFAULT_VAL_ATTR1_MASK 0x600000 #define SPI_PS_INPUT_CNTL_3__DEFAULT_VAL_ATTR1__SHIFT 0x15 #define SPI_PS_INPUT_CNTL_3__PT_SPRITE_TEX_ATTR1_MASK 0x800000 #define SPI_PS_INPUT_CNTL_3__PT_SPRITE_TEX_ATTR1__SHIFT 0x17 #define SPI_PS_INPUT_CNTL_3__ATTR0_VALID_MASK 0x1000000 #define SPI_PS_INPUT_CNTL_3__ATTR0_VALID__SHIFT 0x18 #define SPI_PS_INPUT_CNTL_3__ATTR1_VALID_MASK 0x2000000 #define SPI_PS_INPUT_CNTL_3__ATTR1_VALID__SHIFT 0x19 #define SPI_PS_INPUT_CNTL_4__OFFSET_MASK 0x3f #define SPI_PS_INPUT_CNTL_4__OFFSET__SHIFT 0x0 #define SPI_PS_INPUT_CNTL_4__DEFAULT_VAL_MASK 0x300 #define SPI_PS_INPUT_CNTL_4__DEFAULT_VAL__SHIFT 0x8 #define SPI_PS_INPUT_CNTL_4__FLAT_SHADE_MASK 0x400 #define SPI_PS_INPUT_CNTL_4__FLAT_SHADE__SHIFT 0xa #define SPI_PS_INPUT_CNTL_4__CYL_WRAP_MASK 0x1e000 #define SPI_PS_INPUT_CNTL_4__CYL_WRAP__SHIFT 0xd #define SPI_PS_INPUT_CNTL_4__PT_SPRITE_TEX_MASK 0x20000 #define SPI_PS_INPUT_CNTL_4__PT_SPRITE_TEX__SHIFT 0x11 #define SPI_PS_INPUT_CNTL_4__DUP_MASK 0x40000 #define SPI_PS_INPUT_CNTL_4__DUP__SHIFT 0x12 #define SPI_PS_INPUT_CNTL_4__FP16_INTERP_MODE_MASK 0x80000 #define SPI_PS_INPUT_CNTL_4__FP16_INTERP_MODE__SHIFT 0x13 #define SPI_PS_INPUT_CNTL_4__USE_DEFAULT_ATTR1_MASK 0x100000 #define SPI_PS_INPUT_CNTL_4__USE_DEFAULT_ATTR1__SHIFT 0x14 #define SPI_PS_INPUT_CNTL_4__DEFAULT_VAL_ATTR1_MASK 0x600000 #define SPI_PS_INPUT_CNTL_4__DEFAULT_VAL_ATTR1__SHIFT 0x15 #define SPI_PS_INPUT_CNTL_4__PT_SPRITE_TEX_ATTR1_MASK 0x800000 #define SPI_PS_INPUT_CNTL_4__PT_SPRITE_TEX_ATTR1__SHIFT 0x17 #define SPI_PS_INPUT_CNTL_4__ATTR0_VALID_MASK 0x1000000 #define SPI_PS_INPUT_CNTL_4__ATTR0_VALID__SHIFT 0x18 #define SPI_PS_INPUT_CNTL_4__ATTR1_VALID_MASK 0x2000000 #define SPI_PS_INPUT_CNTL_4__ATTR1_VALID__SHIFT 0x19 #define SPI_PS_INPUT_CNTL_5__OFFSET_MASK 0x3f #define SPI_PS_INPUT_CNTL_5__OFFSET__SHIFT 0x0 #define SPI_PS_INPUT_CNTL_5__DEFAULT_VAL_MASK 0x300 #define SPI_PS_INPUT_CNTL_5__DEFAULT_VAL__SHIFT 0x8 #define SPI_PS_INPUT_CNTL_5__FLAT_SHADE_MASK 0x400 #define SPI_PS_INPUT_CNTL_5__FLAT_SHADE__SHIFT 0xa #define SPI_PS_INPUT_CNTL_5__CYL_WRAP_MASK 0x1e000 #define SPI_PS_INPUT_CNTL_5__CYL_WRAP__SHIFT 0xd #define SPI_PS_INPUT_CNTL_5__PT_SPRITE_TEX_MASK 0x20000 #define SPI_PS_INPUT_CNTL_5__PT_SPRITE_TEX__SHIFT 0x11 #define SPI_PS_INPUT_CNTL_5__DUP_MASK 0x40000 #define SPI_PS_INPUT_CNTL_5__DUP__SHIFT 0x12 #define SPI_PS_INPUT_CNTL_5__FP16_INTERP_MODE_MASK 0x80000 #define SPI_PS_INPUT_CNTL_5__FP16_INTERP_MODE__SHIFT 0x13 #define SPI_PS_INPUT_CNTL_5__USE_DEFAULT_ATTR1_MASK 0x100000 #define SPI_PS_INPUT_CNTL_5__USE_DEFAULT_ATTR1__SHIFT 0x14 #define SPI_PS_INPUT_CNTL_5__DEFAULT_VAL_ATTR1_MASK 0x600000 #define SPI_PS_INPUT_CNTL_5__DEFAULT_VAL_ATTR1__SHIFT 0x15 #define SPI_PS_INPUT_CNTL_5__PT_SPRITE_TEX_ATTR1_MASK 0x800000 #define SPI_PS_INPUT_CNTL_5__PT_SPRITE_TEX_ATTR1__SHIFT 0x17 #define SPI_PS_INPUT_CNTL_5__ATTR0_VALID_MASK 0x1000000 #define SPI_PS_INPUT_CNTL_5__ATTR0_VALID__SHIFT 0x18 #define SPI_PS_INPUT_CNTL_5__ATTR1_VALID_MASK 0x2000000 #define SPI_PS_INPUT_CNTL_5__ATTR1_VALID__SHIFT 0x19 #define SPI_PS_INPUT_CNTL_6__OFFSET_MASK 0x3f #define SPI_PS_INPUT_CNTL_6__OFFSET__SHIFT 0x0 #define SPI_PS_INPUT_CNTL_6__DEFAULT_VAL_MASK 0x300 #define SPI_PS_INPUT_CNTL_6__DEFAULT_VAL__SHIFT 0x8 #define SPI_PS_INPUT_CNTL_6__FLAT_SHADE_MASK 0x400 #define SPI_PS_INPUT_CNTL_6__FLAT_SHADE__SHIFT 0xa #define SPI_PS_INPUT_CNTL_6__CYL_WRAP_MASK 0x1e000 #define SPI_PS_INPUT_CNTL_6__CYL_WRAP__SHIFT 0xd #define SPI_PS_INPUT_CNTL_6__PT_SPRITE_TEX_MASK 0x20000 #define SPI_PS_INPUT_CNTL_6__PT_SPRITE_TEX__SHIFT 0x11 #define SPI_PS_INPUT_CNTL_6__DUP_MASK 0x40000 #define SPI_PS_INPUT_CNTL_6__DUP__SHIFT 0x12 #define SPI_PS_INPUT_CNTL_6__FP16_INTERP_MODE_MASK 0x80000 #define SPI_PS_INPUT_CNTL_6__FP16_INTERP_MODE__SHIFT 0x13 #define SPI_PS_INPUT_CNTL_6__USE_DEFAULT_ATTR1_MASK 0x100000 #define SPI_PS_INPUT_CNTL_6__USE_DEFAULT_ATTR1__SHIFT 0x14 #define SPI_PS_INPUT_CNTL_6__DEFAULT_VAL_ATTR1_MASK 0x600000 #define SPI_PS_INPUT_CNTL_6__DEFAULT_VAL_ATTR1__SHIFT 0x15 #define SPI_PS_INPUT_CNTL_6__PT_SPRITE_TEX_ATTR1_MASK 0x800000 #define SPI_PS_INPUT_CNTL_6__PT_SPRITE_TEX_ATTR1__SHIFT 0x17 #define SPI_PS_INPUT_CNTL_6__ATTR0_VALID_MASK 0x1000000 #define SPI_PS_INPUT_CNTL_6__ATTR0_VALID__SHIFT 0x18 #define SPI_PS_INPUT_CNTL_6__ATTR1_VALID_MASK 0x2000000 #define SPI_PS_INPUT_CNTL_6__ATTR1_VALID__SHIFT 0x19 #define SPI_PS_INPUT_CNTL_7__OFFSET_MASK 0x3f #define SPI_PS_INPUT_CNTL_7__OFFSET__SHIFT 0x0 #define SPI_PS_INPUT_CNTL_7__DEFAULT_VAL_MASK 0x300 #define SPI_PS_INPUT_CNTL_7__DEFAULT_VAL__SHIFT 0x8 #define SPI_PS_INPUT_CNTL_7__FLAT_SHADE_MASK 0x400 #define SPI_PS_INPUT_CNTL_7__FLAT_SHADE__SHIFT 0xa #define SPI_PS_INPUT_CNTL_7__CYL_WRAP_MASK 0x1e000 #define SPI_PS_INPUT_CNTL_7__CYL_WRAP__SHIFT 0xd #define SPI_PS_INPUT_CNTL_7__PT_SPRITE_TEX_MASK 0x20000 #define SPI_PS_INPUT_CNTL_7__PT_SPRITE_TEX__SHIFT 0x11 #define SPI_PS_INPUT_CNTL_7__DUP_MASK 0x40000 #define SPI_PS_INPUT_CNTL_7__DUP__SHIFT 0x12 #define SPI_PS_INPUT_CNTL_7__FP16_INTERP_MODE_MASK 0x80000 #define SPI_PS_INPUT_CNTL_7__FP16_INTERP_MODE__SHIFT 0x13 #define SPI_PS_INPUT_CNTL_7__USE_DEFAULT_ATTR1_MASK 0x100000 #define SPI_PS_INPUT_CNTL_7__USE_DEFAULT_ATTR1__SHIFT 0x14 #define SPI_PS_INPUT_CNTL_7__DEFAULT_VAL_ATTR1_MASK 0x600000 #define SPI_PS_INPUT_CNTL_7__DEFAULT_VAL_ATTR1__SHIFT 0x15 #define SPI_PS_INPUT_CNTL_7__PT_SPRITE_TEX_ATTR1_MASK 0x800000 #define SPI_PS_INPUT_CNTL_7__PT_SPRITE_TEX_ATTR1__SHIFT 0x17 #define SPI_PS_INPUT_CNTL_7__ATTR0_VALID_MASK 0x1000000 #define SPI_PS_INPUT_CNTL_7__ATTR0_VALID__SHIFT 0x18 #define SPI_PS_INPUT_CNTL_7__ATTR1_VALID_MASK 0x2000000 #define SPI_PS_INPUT_CNTL_7__ATTR1_VALID__SHIFT 0x19 #define SPI_PS_INPUT_CNTL_8__OFFSET_MASK 0x3f #define SPI_PS_INPUT_CNTL_8__OFFSET__SHIFT 0x0 #define SPI_PS_INPUT_CNTL_8__DEFAULT_VAL_MASK 0x300 #define SPI_PS_INPUT_CNTL_8__DEFAULT_VAL__SHIFT 0x8 #define SPI_PS_INPUT_CNTL_8__FLAT_SHADE_MASK 0x400 #define SPI_PS_INPUT_CNTL_8__FLAT_SHADE__SHIFT 0xa #define SPI_PS_INPUT_CNTL_8__CYL_WRAP_MASK 0x1e000 #define SPI_PS_INPUT_CNTL_8__CYL_WRAP__SHIFT 0xd #define SPI_PS_INPUT_CNTL_8__PT_SPRITE_TEX_MASK 0x20000 #define SPI_PS_INPUT_CNTL_8__PT_SPRITE_TEX__SHIFT 0x11 #define SPI_PS_INPUT_CNTL_8__DUP_MASK 0x40000 #define SPI_PS_INPUT_CNTL_8__DUP__SHIFT 0x12 #define SPI_PS_INPUT_CNTL_8__FP16_INTERP_MODE_MASK 0x80000 #define SPI_PS_INPUT_CNTL_8__FP16_INTERP_MODE__SHIFT 0x13 #define SPI_PS_INPUT_CNTL_8__USE_DEFAULT_ATTR1_MASK 0x100000 #define SPI_PS_INPUT_CNTL_8__USE_DEFAULT_ATTR1__SHIFT 0x14 #define SPI_PS_INPUT_CNTL_8__DEFAULT_VAL_ATTR1_MASK 0x600000 #define SPI_PS_INPUT_CNTL_8__DEFAULT_VAL_ATTR1__SHIFT 0x15 #define SPI_PS_INPUT_CNTL_8__PT_SPRITE_TEX_ATTR1_MASK 0x800000 #define SPI_PS_INPUT_CNTL_8__PT_SPRITE_TEX_ATTR1__SHIFT 0x17 #define SPI_PS_INPUT_CNTL_8__ATTR0_VALID_MASK 0x1000000 #define SPI_PS_INPUT_CNTL_8__ATTR0_VALID__SHIFT 0x18 #define SPI_PS_INPUT_CNTL_8__ATTR1_VALID_MASK 0x2000000 #define SPI_PS_INPUT_CNTL_8__ATTR1_VALID__SHIFT 0x19 #define SPI_PS_INPUT_CNTL_9__OFFSET_MASK 0x3f #define SPI_PS_INPUT_CNTL_9__OFFSET__SHIFT 0x0 #define SPI_PS_INPUT_CNTL_9__DEFAULT_VAL_MASK 0x300 #define SPI_PS_INPUT_CNTL_9__DEFAULT_VAL__SHIFT 0x8 #define SPI_PS_INPUT_CNTL_9__FLAT_SHADE_MASK 0x400 #define SPI_PS_INPUT_CNTL_9__FLAT_SHADE__SHIFT 0xa #define SPI_PS_INPUT_CNTL_9__CYL_WRAP_MASK 0x1e000 #define SPI_PS_INPUT_CNTL_9__CYL_WRAP__SHIFT 0xd #define SPI_PS_INPUT_CNTL_9__PT_SPRITE_TEX_MASK 0x20000 #define SPI_PS_INPUT_CNTL_9__PT_SPRITE_TEX__SHIFT 0x11 #define SPI_PS_INPUT_CNTL_9__DUP_MASK 0x40000 #define SPI_PS_INPUT_CNTL_9__DUP__SHIFT 0x12 #define SPI_PS_INPUT_CNTL_9__FP16_INTERP_MODE_MASK 0x80000 #define SPI_PS_INPUT_CNTL_9__FP16_INTERP_MODE__SHIFT 0x13 #define SPI_PS_INPUT_CNTL_9__USE_DEFAULT_ATTR1_MASK 0x100000 #define SPI_PS_INPUT_CNTL_9__USE_DEFAULT_ATTR1__SHIFT 0x14 #define SPI_PS_INPUT_CNTL_9__DEFAULT_VAL_ATTR1_MASK 0x600000 #define SPI_PS_INPUT_CNTL_9__DEFAULT_VAL_ATTR1__SHIFT 0x15 #define SPI_PS_INPUT_CNTL_9__PT_SPRITE_TEX_ATTR1_MASK 0x800000 #define SPI_PS_INPUT_CNTL_9__PT_SPRITE_TEX_ATTR1__SHIFT 0x17 #define SPI_PS_INPUT_CNTL_9__ATTR0_VALID_MASK 0x1000000 #define SPI_PS_INPUT_CNTL_9__ATTR0_VALID__SHIFT 0x18 #define SPI_PS_INPUT_CNTL_9__ATTR1_VALID_MASK 0x2000000 #define SPI_PS_INPUT_CNTL_9__ATTR1_VALID__SHIFT 0x19 #define SPI_PS_INPUT_CNTL_10__OFFSET_MASK 0x3f #define SPI_PS_INPUT_CNTL_10__OFFSET__SHIFT 0x0 #define SPI_PS_INPUT_CNTL_10__DEFAULT_VAL_MASK 0x300 #define SPI_PS_INPUT_CNTL_10__DEFAULT_VAL__SHIFT 0x8 #define SPI_PS_INPUT_CNTL_10__FLAT_SHADE_MASK 0x400 #define SPI_PS_INPUT_CNTL_10__FLAT_SHADE__SHIFT 0xa #define SPI_PS_INPUT_CNTL_10__CYL_WRAP_MASK 0x1e000 #define SPI_PS_INPUT_CNTL_10__CYL_WRAP__SHIFT 0xd #define SPI_PS_INPUT_CNTL_10__PT_SPRITE_TEX_MASK 0x20000 #define SPI_PS_INPUT_CNTL_10__PT_SPRITE_TEX__SHIFT 0x11 #define SPI_PS_INPUT_CNTL_10__DUP_MASK 0x40000 #define SPI_PS_INPUT_CNTL_10__DUP__SHIFT 0x12 #define SPI_PS_INPUT_CNTL_10__FP16_INTERP_MODE_MASK 0x80000 #define SPI_PS_INPUT_CNTL_10__FP16_INTERP_MODE__SHIFT 0x13 #define SPI_PS_INPUT_CNTL_10__USE_DEFAULT_ATTR1_MASK 0x100000 #define SPI_PS_INPUT_CNTL_10__USE_DEFAULT_ATTR1__SHIFT 0x14 #define SPI_PS_INPUT_CNTL_10__DEFAULT_VAL_ATTR1_MASK 0x600000 #define SPI_PS_INPUT_CNTL_10__DEFAULT_VAL_ATTR1__SHIFT 0x15 #define SPI_PS_INPUT_CNTL_10__PT_SPRITE_TEX_ATTR1_MASK 0x800000 #define SPI_PS_INPUT_CNTL_10__PT_SPRITE_TEX_ATTR1__SHIFT 0x17 #define SPI_PS_INPUT_CNTL_10__ATTR0_VALID_MASK 0x1000000 #define SPI_PS_INPUT_CNTL_10__ATTR0_VALID__SHIFT 0x18 #define SPI_PS_INPUT_CNTL_10__ATTR1_VALID_MASK 0x2000000 #define SPI_PS_INPUT_CNTL_10__ATTR1_VALID__SHIFT 0x19 #define SPI_PS_INPUT_CNTL_11__OFFSET_MASK 0x3f #define SPI_PS_INPUT_CNTL_11__OFFSET__SHIFT 0x0 #define SPI_PS_INPUT_CNTL_11__DEFAULT_VAL_MASK 0x300 #define SPI_PS_INPUT_CNTL_11__DEFAULT_VAL__SHIFT 0x8 #define SPI_PS_INPUT_CNTL_11__FLAT_SHADE_MASK 0x400 #define SPI_PS_INPUT_CNTL_11__FLAT_SHADE__SHIFT 0xa #define SPI_PS_INPUT_CNTL_11__CYL_WRAP_MASK 0x1e000 #define SPI_PS_INPUT_CNTL_11__CYL_WRAP__SHIFT 0xd #define SPI_PS_INPUT_CNTL_11__PT_SPRITE_TEX_MASK 0x20000 #define SPI_PS_INPUT_CNTL_11__PT_SPRITE_TEX__SHIFT 0x11 #define SPI_PS_INPUT_CNTL_11__DUP_MASK 0x40000 #define SPI_PS_INPUT_CNTL_11__DUP__SHIFT 0x12 #define SPI_PS_INPUT_CNTL_11__FP16_INTERP_MODE_MASK 0x80000 #define SPI_PS_INPUT_CNTL_11__FP16_INTERP_MODE__SHIFT 0x13 #define SPI_PS_INPUT_CNTL_11__USE_DEFAULT_ATTR1_MASK 0x100000 #define SPI_PS_INPUT_CNTL_11__USE_DEFAULT_ATTR1__SHIFT 0x14 #define SPI_PS_INPUT_CNTL_11__DEFAULT_VAL_ATTR1_MASK 0x600000 #define SPI_PS_INPUT_CNTL_11__DEFAULT_VAL_ATTR1__SHIFT 0x15 #define SPI_PS_INPUT_CNTL_11__PT_SPRITE_TEX_ATTR1_MASK 0x800000 #define SPI_PS_INPUT_CNTL_11__PT_SPRITE_TEX_ATTR1__SHIFT 0x17 #define SPI_PS_INPUT_CNTL_11__ATTR0_VALID_MASK 0x1000000 #define SPI_PS_INPUT_CNTL_11__ATTR0_VALID__SHIFT 0x18 #define SPI_PS_INPUT_CNTL_11__ATTR1_VALID_MASK 0x2000000 #define SPI_PS_INPUT_CNTL_11__ATTR1_VALID__SHIFT 0x19 #define SPI_PS_INPUT_CNTL_12__OFFSET_MASK 0x3f #define SPI_PS_INPUT_CNTL_12__OFFSET__SHIFT 0x0 #define SPI_PS_INPUT_CNTL_12__DEFAULT_VAL_MASK 0x300 #define SPI_PS_INPUT_CNTL_12__DEFAULT_VAL__SHIFT 0x8 #define SPI_PS_INPUT_CNTL_12__FLAT_SHADE_MASK 0x400 #define SPI_PS_INPUT_CNTL_12__FLAT_SHADE__SHIFT 0xa #define SPI_PS_INPUT_CNTL_12__CYL_WRAP_MASK 0x1e000 #define SPI_PS_INPUT_CNTL_12__CYL_WRAP__SHIFT 0xd #define SPI_PS_INPUT_CNTL_12__PT_SPRITE_TEX_MASK 0x20000 #define SPI_PS_INPUT_CNTL_12__PT_SPRITE_TEX__SHIFT 0x11 #define SPI_PS_INPUT_CNTL_12__DUP_MASK 0x40000 #define SPI_PS_INPUT_CNTL_12__DUP__SHIFT 0x12 #define SPI_PS_INPUT_CNTL_12__FP16_INTERP_MODE_MASK 0x80000 #define SPI_PS_INPUT_CNTL_12__FP16_INTERP_MODE__SHIFT 0x13 #define SPI_PS_INPUT_CNTL_12__USE_DEFAULT_ATTR1_MASK 0x100000 #define SPI_PS_INPUT_CNTL_12__USE_DEFAULT_ATTR1__SHIFT 0x14 #define SPI_PS_INPUT_CNTL_12__DEFAULT_VAL_ATTR1_MASK 0x600000 #define SPI_PS_INPUT_CNTL_12__DEFAULT_VAL_ATTR1__SHIFT 0x15 #define SPI_PS_INPUT_CNTL_12__PT_SPRITE_TEX_ATTR1_MASK 0x800000 #define SPI_PS_INPUT_CNTL_12__PT_SPRITE_TEX_ATTR1__SHIFT 0x17 #define SPI_PS_INPUT_CNTL_12__ATTR0_VALID_MASK 0x1000000 #define SPI_PS_INPUT_CNTL_12__ATTR0_VALID__SHIFT 0x18 #define SPI_PS_INPUT_CNTL_12__ATTR1_VALID_MASK 0x2000000 #define SPI_PS_INPUT_CNTL_12__ATTR1_VALID__SHIFT 0x19 #define SPI_PS_INPUT_CNTL_13__OFFSET_MASK 0x3f #define SPI_PS_INPUT_CNTL_13__OFFSET__SHIFT 0x0 #define SPI_PS_INPUT_CNTL_13__DEFAULT_VAL_MASK 0x300 #define SPI_PS_INPUT_CNTL_13__DEFAULT_VAL__SHIFT 0x8 #define SPI_PS_INPUT_CNTL_13__FLAT_SHADE_MASK 0x400 #define SPI_PS_INPUT_CNTL_13__FLAT_SHADE__SHIFT 0xa #define SPI_PS_INPUT_CNTL_13__CYL_WRAP_MASK 0x1e000 #define SPI_PS_INPUT_CNTL_13__CYL_WRAP__SHIFT 0xd #define SPI_PS_INPUT_CNTL_13__PT_SPRITE_TEX_MASK 0x20000 #define SPI_PS_INPUT_CNTL_13__PT_SPRITE_TEX__SHIFT 0x11 #define SPI_PS_INPUT_CNTL_13__DUP_MASK 0x40000 #define SPI_PS_INPUT_CNTL_13__DUP__SHIFT 0x12 #define SPI_PS_INPUT_CNTL_13__FP16_INTERP_MODE_MASK 0x80000 #define SPI_PS_INPUT_CNTL_13__FP16_INTERP_MODE__SHIFT 0x13 #define SPI_PS_INPUT_CNTL_13__USE_DEFAULT_ATTR1_MASK 0x100000 #define SPI_PS_INPUT_CNTL_13__USE_DEFAULT_ATTR1__SHIFT 0x14 #define SPI_PS_INPUT_CNTL_13__DEFAULT_VAL_ATTR1_MASK 0x600000 #define SPI_PS_INPUT_CNTL_13__DEFAULT_VAL_ATTR1__SHIFT 0x15 #define SPI_PS_INPUT_CNTL_13__PT_SPRITE_TEX_ATTR1_MASK 0x800000 #define SPI_PS_INPUT_CNTL_13__PT_SPRITE_TEX_ATTR1__SHIFT 0x17 #define SPI_PS_INPUT_CNTL_13__ATTR0_VALID_MASK 0x1000000 #define SPI_PS_INPUT_CNTL_13__ATTR0_VALID__SHIFT 0x18 #define SPI_PS_INPUT_CNTL_13__ATTR1_VALID_MASK 0x2000000 #define SPI_PS_INPUT_CNTL_13__ATTR1_VALID__SHIFT 0x19 #define SPI_PS_INPUT_CNTL_14__OFFSET_MASK 0x3f #define SPI_PS_INPUT_CNTL_14__OFFSET__SHIFT 0x0 #define SPI_PS_INPUT_CNTL_14__DEFAULT_VAL_MASK 0x300 #define SPI_PS_INPUT_CNTL_14__DEFAULT_VAL__SHIFT 0x8 #define SPI_PS_INPUT_CNTL_14__FLAT_SHADE_MASK 0x400 #define SPI_PS_INPUT_CNTL_14__FLAT_SHADE__SHIFT 0xa #define SPI_PS_INPUT_CNTL_14__CYL_WRAP_MASK 0x1e000 #define SPI_PS_INPUT_CNTL_14__CYL_WRAP__SHIFT 0xd #define SPI_PS_INPUT_CNTL_14__PT_SPRITE_TEX_MASK 0x20000 #define SPI_PS_INPUT_CNTL_14__PT_SPRITE_TEX__SHIFT 0x11 #define SPI_PS_INPUT_CNTL_14__DUP_MASK 0x40000 #define SPI_PS_INPUT_CNTL_14__DUP__SHIFT 0x12 #define SPI_PS_INPUT_CNTL_14__FP16_INTERP_MODE_MASK 0x80000 #define SPI_PS_INPUT_CNTL_14__FP16_INTERP_MODE__SHIFT 0x13 #define SPI_PS_INPUT_CNTL_14__USE_DEFAULT_ATTR1_MASK 0x100000 #define SPI_PS_INPUT_CNTL_14__USE_DEFAULT_ATTR1__SHIFT 0x14 #define SPI_PS_INPUT_CNTL_14__DEFAULT_VAL_ATTR1_MASK 0x600000 #define SPI_PS_INPUT_CNTL_14__DEFAULT_VAL_ATTR1__SHIFT 0x15 #define SPI_PS_INPUT_CNTL_14__PT_SPRITE_TEX_ATTR1_MASK 0x800000 #define SPI_PS_INPUT_CNTL_14__PT_SPRITE_TEX_ATTR1__SHIFT 0x17 #define SPI_PS_INPUT_CNTL_14__ATTR0_VALID_MASK 0x1000000 #define SPI_PS_INPUT_CNTL_14__ATTR0_VALID__SHIFT 0x18 #define SPI_PS_INPUT_CNTL_14__ATTR1_VALID_MASK 0x2000000 #define SPI_PS_INPUT_CNTL_14__ATTR1_VALID__SHIFT 0x19 #define SPI_PS_INPUT_CNTL_15__OFFSET_MASK 0x3f #define SPI_PS_INPUT_CNTL_15__OFFSET__SHIFT 0x0 #define SPI_PS_INPUT_CNTL_15__DEFAULT_VAL_MASK 0x300 #define SPI_PS_INPUT_CNTL_15__DEFAULT_VAL__SHIFT 0x8 #define SPI_PS_INPUT_CNTL_15__FLAT_SHADE_MASK 0x400 #define SPI_PS_INPUT_CNTL_15__FLAT_SHADE__SHIFT 0xa #define SPI_PS_INPUT_CNTL_15__CYL_WRAP_MASK 0x1e000 #define SPI_PS_INPUT_CNTL_15__CYL_WRAP__SHIFT 0xd #define SPI_PS_INPUT_CNTL_15__PT_SPRITE_TEX_MASK 0x20000 #define SPI_PS_INPUT_CNTL_15__PT_SPRITE_TEX__SHIFT 0x11 #define SPI_PS_INPUT_CNTL_15__DUP_MASK 0x40000 #define SPI_PS_INPUT_CNTL_15__DUP__SHIFT 0x12 #define SPI_PS_INPUT_CNTL_15__FP16_INTERP_MODE_MASK 0x80000 #define SPI_PS_INPUT_CNTL_15__FP16_INTERP_MODE__SHIFT 0x13 #define SPI_PS_INPUT_CNTL_15__USE_DEFAULT_ATTR1_MASK 0x100000 #define SPI_PS_INPUT_CNTL_15__USE_DEFAULT_ATTR1__SHIFT 0x14 #define SPI_PS_INPUT_CNTL_15__DEFAULT_VAL_ATTR1_MASK 0x600000 #define SPI_PS_INPUT_CNTL_15__DEFAULT_VAL_ATTR1__SHIFT 0x15 #define SPI_PS_INPUT_CNTL_15__PT_SPRITE_TEX_ATTR1_MASK 0x800000 #define SPI_PS_INPUT_CNTL_15__PT_SPRITE_TEX_ATTR1__SHIFT 0x17 #define SPI_PS_INPUT_CNTL_15__ATTR0_VALID_MASK 0x1000000 #define SPI_PS_INPUT_CNTL_15__ATTR0_VALID__SHIFT 0x18 #define SPI_PS_INPUT_CNTL_15__ATTR1_VALID_MASK 0x2000000 #define SPI_PS_INPUT_CNTL_15__ATTR1_VALID__SHIFT 0x19 #define SPI_PS_INPUT_CNTL_16__OFFSET_MASK 0x3f #define SPI_PS_INPUT_CNTL_16__OFFSET__SHIFT 0x0 #define SPI_PS_INPUT_CNTL_16__DEFAULT_VAL_MASK 0x300 #define SPI_PS_INPUT_CNTL_16__DEFAULT_VAL__SHIFT 0x8 #define SPI_PS_INPUT_CNTL_16__FLAT_SHADE_MASK 0x400 #define SPI_PS_INPUT_CNTL_16__FLAT_SHADE__SHIFT 0xa #define SPI_PS_INPUT_CNTL_16__CYL_WRAP_MASK 0x1e000 #define SPI_PS_INPUT_CNTL_16__CYL_WRAP__SHIFT 0xd #define SPI_PS_INPUT_CNTL_16__PT_SPRITE_TEX_MASK 0x20000 #define SPI_PS_INPUT_CNTL_16__PT_SPRITE_TEX__SHIFT 0x11 #define SPI_PS_INPUT_CNTL_16__DUP_MASK 0x40000 #define SPI_PS_INPUT_CNTL_16__DUP__SHIFT 0x12 #define SPI_PS_INPUT_CNTL_16__FP16_INTERP_MODE_MASK 0x80000 #define SPI_PS_INPUT_CNTL_16__FP16_INTERP_MODE__SHIFT 0x13 #define SPI_PS_INPUT_CNTL_16__USE_DEFAULT_ATTR1_MASK 0x100000 #define SPI_PS_INPUT_CNTL_16__USE_DEFAULT_ATTR1__SHIFT 0x14 #define SPI_PS_INPUT_CNTL_16__DEFAULT_VAL_ATTR1_MASK 0x600000 #define SPI_PS_INPUT_CNTL_16__DEFAULT_VAL_ATTR1__SHIFT 0x15 #define SPI_PS_INPUT_CNTL_16__PT_SPRITE_TEX_ATTR1_MASK 0x800000 #define SPI_PS_INPUT_CNTL_16__PT_SPRITE_TEX_ATTR1__SHIFT 0x17 #define SPI_PS_INPUT_CNTL_16__ATTR0_VALID_MASK 0x1000000 #define SPI_PS_INPUT_CNTL_16__ATTR0_VALID__SHIFT 0x18 #define SPI_PS_INPUT_CNTL_16__ATTR1_VALID_MASK 0x2000000 #define SPI_PS_INPUT_CNTL_16__ATTR1_VALID__SHIFT 0x19 #define SPI_PS_INPUT_CNTL_17__OFFSET_MASK 0x3f #define SPI_PS_INPUT_CNTL_17__OFFSET__SHIFT 0x0 #define SPI_PS_INPUT_CNTL_17__DEFAULT_VAL_MASK 0x300 #define SPI_PS_INPUT_CNTL_17__DEFAULT_VAL__SHIFT 0x8 #define SPI_PS_INPUT_CNTL_17__FLAT_SHADE_MASK 0x400 #define SPI_PS_INPUT_CNTL_17__FLAT_SHADE__SHIFT 0xa #define SPI_PS_INPUT_CNTL_17__CYL_WRAP_MASK 0x1e000 #define SPI_PS_INPUT_CNTL_17__CYL_WRAP__SHIFT 0xd #define SPI_PS_INPUT_CNTL_17__PT_SPRITE_TEX_MASK 0x20000 #define SPI_PS_INPUT_CNTL_17__PT_SPRITE_TEX__SHIFT 0x11 #define SPI_PS_INPUT_CNTL_17__DUP_MASK 0x40000 #define SPI_PS_INPUT_CNTL_17__DUP__SHIFT 0x12 #define SPI_PS_INPUT_CNTL_17__FP16_INTERP_MODE_MASK 0x80000 #define SPI_PS_INPUT_CNTL_17__FP16_INTERP_MODE__SHIFT 0x13 #define SPI_PS_INPUT_CNTL_17__USE_DEFAULT_ATTR1_MASK 0x100000 #define SPI_PS_INPUT_CNTL_17__USE_DEFAULT_ATTR1__SHIFT 0x14 #define SPI_PS_INPUT_CNTL_17__DEFAULT_VAL_ATTR1_MASK 0x600000 #define SPI_PS_INPUT_CNTL_17__DEFAULT_VAL_ATTR1__SHIFT 0x15 #define SPI_PS_INPUT_CNTL_17__PT_SPRITE_TEX_ATTR1_MASK 0x800000 #define SPI_PS_INPUT_CNTL_17__PT_SPRITE_TEX_ATTR1__SHIFT 0x17 #define SPI_PS_INPUT_CNTL_17__ATTR0_VALID_MASK 0x1000000 #define SPI_PS_INPUT_CNTL_17__ATTR0_VALID__SHIFT 0x18 #define SPI_PS_INPUT_CNTL_17__ATTR1_VALID_MASK 0x2000000 #define SPI_PS_INPUT_CNTL_17__ATTR1_VALID__SHIFT 0x19 #define SPI_PS_INPUT_CNTL_18__OFFSET_MASK 0x3f #define SPI_PS_INPUT_CNTL_18__OFFSET__SHIFT 0x0 #define SPI_PS_INPUT_CNTL_18__DEFAULT_VAL_MASK 0x300 #define SPI_PS_INPUT_CNTL_18__DEFAULT_VAL__SHIFT 0x8 #define SPI_PS_INPUT_CNTL_18__FLAT_SHADE_MASK 0x400 #define SPI_PS_INPUT_CNTL_18__FLAT_SHADE__SHIFT 0xa #define SPI_PS_INPUT_CNTL_18__CYL_WRAP_MASK 0x1e000 #define SPI_PS_INPUT_CNTL_18__CYL_WRAP__SHIFT 0xd #define SPI_PS_INPUT_CNTL_18__PT_SPRITE_TEX_MASK 0x20000 #define SPI_PS_INPUT_CNTL_18__PT_SPRITE_TEX__SHIFT 0x11 #define SPI_PS_INPUT_CNTL_18__DUP_MASK 0x40000 #define SPI_PS_INPUT_CNTL_18__DUP__SHIFT 0x12 #define SPI_PS_INPUT_CNTL_18__FP16_INTERP_MODE_MASK 0x80000 #define SPI_PS_INPUT_CNTL_18__FP16_INTERP_MODE__SHIFT 0x13 #define SPI_PS_INPUT_CNTL_18__USE_DEFAULT_ATTR1_MASK 0x100000 #define SPI_PS_INPUT_CNTL_18__USE_DEFAULT_ATTR1__SHIFT 0x14 #define SPI_PS_INPUT_CNTL_18__DEFAULT_VAL_ATTR1_MASK 0x600000 #define SPI_PS_INPUT_CNTL_18__DEFAULT_VAL_ATTR1__SHIFT 0x15 #define SPI_PS_INPUT_CNTL_18__PT_SPRITE_TEX_ATTR1_MASK 0x800000 #define SPI_PS_INPUT_CNTL_18__PT_SPRITE_TEX_ATTR1__SHIFT 0x17 #define SPI_PS_INPUT_CNTL_18__ATTR0_VALID_MASK 0x1000000 #define SPI_PS_INPUT_CNTL_18__ATTR0_VALID__SHIFT 0x18 #define SPI_PS_INPUT_CNTL_18__ATTR1_VALID_MASK 0x2000000 #define SPI_PS_INPUT_CNTL_18__ATTR1_VALID__SHIFT 0x19 #define SPI_PS_INPUT_CNTL_19__OFFSET_MASK 0x3f #define SPI_PS_INPUT_CNTL_19__OFFSET__SHIFT 0x0 #define SPI_PS_INPUT_CNTL_19__DEFAULT_VAL_MASK 0x300 #define SPI_PS_INPUT_CNTL_19__DEFAULT_VAL__SHIFT 0x8 #define SPI_PS_INPUT_CNTL_19__FLAT_SHADE_MASK 0x400 #define SPI_PS_INPUT_CNTL_19__FLAT_SHADE__SHIFT 0xa #define SPI_PS_INPUT_CNTL_19__CYL_WRAP_MASK 0x1e000 #define SPI_PS_INPUT_CNTL_19__CYL_WRAP__SHIFT 0xd #define SPI_PS_INPUT_CNTL_19__PT_SPRITE_TEX_MASK 0x20000 #define SPI_PS_INPUT_CNTL_19__PT_SPRITE_TEX__SHIFT 0x11 #define SPI_PS_INPUT_CNTL_19__DUP_MASK 0x40000 #define SPI_PS_INPUT_CNTL_19__DUP__SHIFT 0x12 #define SPI_PS_INPUT_CNTL_19__FP16_INTERP_MODE_MASK 0x80000 #define SPI_PS_INPUT_CNTL_19__FP16_INTERP_MODE__SHIFT 0x13 #define SPI_PS_INPUT_CNTL_19__USE_DEFAULT_ATTR1_MASK 0x100000 #define SPI_PS_INPUT_CNTL_19__USE_DEFAULT_ATTR1__SHIFT 0x14 #define SPI_PS_INPUT_CNTL_19__DEFAULT_VAL_ATTR1_MASK 0x600000 #define SPI_PS_INPUT_CNTL_19__DEFAULT_VAL_ATTR1__SHIFT 0x15 #define SPI_PS_INPUT_CNTL_19__PT_SPRITE_TEX_ATTR1_MASK 0x800000 #define SPI_PS_INPUT_CNTL_19__PT_SPRITE_TEX_ATTR1__SHIFT 0x17 #define SPI_PS_INPUT_CNTL_19__ATTR0_VALID_MASK 0x1000000 #define SPI_PS_INPUT_CNTL_19__ATTR0_VALID__SHIFT 0x18 #define SPI_PS_INPUT_CNTL_19__ATTR1_VALID_MASK 0x2000000 #define SPI_PS_INPUT_CNTL_19__ATTR1_VALID__SHIFT 0x19 #define SPI_PS_INPUT_CNTL_20__OFFSET_MASK 0x3f #define SPI_PS_INPUT_CNTL_20__OFFSET__SHIFT 0x0 #define SPI_PS_INPUT_CNTL_20__DEFAULT_VAL_MASK 0x300 #define SPI_PS_INPUT_CNTL_20__DEFAULT_VAL__SHIFT 0x8 #define SPI_PS_INPUT_CNTL_20__FLAT_SHADE_MASK 0x400 #define SPI_PS_INPUT_CNTL_20__FLAT_SHADE__SHIFT 0xa #define SPI_PS_INPUT_CNTL_20__DUP_MASK 0x40000 #define SPI_PS_INPUT_CNTL_20__DUP__SHIFT 0x12 #define SPI_PS_INPUT_CNTL_20__FP16_INTERP_MODE_MASK 0x80000 #define SPI_PS_INPUT_CNTL_20__FP16_INTERP_MODE__SHIFT 0x13 #define SPI_PS_INPUT_CNTL_20__USE_DEFAULT_ATTR1_MASK 0x100000 #define SPI_PS_INPUT_CNTL_20__USE_DEFAULT_ATTR1__SHIFT 0x14 #define SPI_PS_INPUT_CNTL_20__DEFAULT_VAL_ATTR1_MASK 0x600000 #define SPI_PS_INPUT_CNTL_20__DEFAULT_VAL_ATTR1__SHIFT 0x15 #define SPI_PS_INPUT_CNTL_20__ATTR0_VALID_MASK 0x1000000 #define SPI_PS_INPUT_CNTL_20__ATTR0_VALID__SHIFT 0x18 #define SPI_PS_INPUT_CNTL_20__ATTR1_VALID_MASK 0x2000000 #define SPI_PS_INPUT_CNTL_20__ATTR1_VALID__SHIFT 0x19 #define SPI_PS_INPUT_CNTL_21__OFFSET_MASK 0x3f #define SPI_PS_INPUT_CNTL_21__OFFSET__SHIFT 0x0 #define SPI_PS_INPUT_CNTL_21__DEFAULT_VAL_MASK 0x300 #define SPI_PS_INPUT_CNTL_21__DEFAULT_VAL__SHIFT 0x8 #define SPI_PS_INPUT_CNTL_21__FLAT_SHADE_MASK 0x400 #define SPI_PS_INPUT_CNTL_21__FLAT_SHADE__SHIFT 0xa #define SPI_PS_INPUT_CNTL_21__DUP_MASK 0x40000 #define SPI_PS_INPUT_CNTL_21__DUP__SHIFT 0x12 #define SPI_PS_INPUT_CNTL_21__FP16_INTERP_MODE_MASK 0x80000 #define SPI_PS_INPUT_CNTL_21__FP16_INTERP_MODE__SHIFT 0x13 #define SPI_PS_INPUT_CNTL_21__USE_DEFAULT_ATTR1_MASK 0x100000 #define SPI_PS_INPUT_CNTL_21__USE_DEFAULT_ATTR1__SHIFT 0x14 #define SPI_PS_INPUT_CNTL_21__DEFAULT_VAL_ATTR1_MASK 0x600000 #define SPI_PS_INPUT_CNTL_21__DEFAULT_VAL_ATTR1__SHIFT 0x15 #define SPI_PS_INPUT_CNTL_21__ATTR0_VALID_MASK 0x1000000 #define SPI_PS_INPUT_CNTL_21__ATTR0_VALID__SHIFT 0x18 #define SPI_PS_INPUT_CNTL_21__ATTR1_VALID_MASK 0x2000000 #define SPI_PS_INPUT_CNTL_21__ATTR1_VALID__SHIFT 0x19 #define SPI_PS_INPUT_CNTL_22__OFFSET_MASK 0x3f #define SPI_PS_INPUT_CNTL_22__OFFSET__SHIFT 0x0 #define SPI_PS_INPUT_CNTL_22__DEFAULT_VAL_MASK 0x300 #define SPI_PS_INPUT_CNTL_22__DEFAULT_VAL__SHIFT 0x8 #define SPI_PS_INPUT_CNTL_22__FLAT_SHADE_MASK 0x400 #define SPI_PS_INPUT_CNTL_22__FLAT_SHADE__SHIFT 0xa #define SPI_PS_INPUT_CNTL_22__DUP_MASK 0x40000 #define SPI_PS_INPUT_CNTL_22__DUP__SHIFT 0x12 #define SPI_PS_INPUT_CNTL_22__FP16_INTERP_MODE_MASK 0x80000 #define SPI_PS_INPUT_CNTL_22__FP16_INTERP_MODE__SHIFT 0x13 #define SPI_PS_INPUT_CNTL_22__USE_DEFAULT_ATTR1_MASK 0x100000 #define SPI_PS_INPUT_CNTL_22__USE_DEFAULT_ATTR1__SHIFT 0x14 #define SPI_PS_INPUT_CNTL_22__DEFAULT_VAL_ATTR1_MASK 0x600000 #define SPI_PS_INPUT_CNTL_22__DEFAULT_VAL_ATTR1__SHIFT 0x15 #define SPI_PS_INPUT_CNTL_22__ATTR0_VALID_MASK 0x1000000 #define SPI_PS_INPUT_CNTL_22__ATTR0_VALID__SHIFT 0x18 #define SPI_PS_INPUT_CNTL_22__ATTR1_VALID_MASK 0x2000000 #define SPI_PS_INPUT_CNTL_22__ATTR1_VALID__SHIFT 0x19 #define SPI_PS_INPUT_CNTL_23__OFFSET_MASK 0x3f #define SPI_PS_INPUT_CNTL_23__OFFSET__SHIFT 0x0 #define SPI_PS_INPUT_CNTL_23__DEFAULT_VAL_MASK 0x300 #define SPI_PS_INPUT_CNTL_23__DEFAULT_VAL__SHIFT 0x8 #define SPI_PS_INPUT_CNTL_23__FLAT_SHADE_MASK 0x400 #define SPI_PS_INPUT_CNTL_23__FLAT_SHADE__SHIFT 0xa #define SPI_PS_INPUT_CNTL_23__DUP_MASK 0x40000 #define SPI_PS_INPUT_CNTL_23__DUP__SHIFT 0x12 #define SPI_PS_INPUT_CNTL_23__FP16_INTERP_MODE_MASK 0x80000 #define SPI_PS_INPUT_CNTL_23__FP16_INTERP_MODE__SHIFT 0x13 #define SPI_PS_INPUT_CNTL_23__USE_DEFAULT_ATTR1_MASK 0x100000 #define SPI_PS_INPUT_CNTL_23__USE_DEFAULT_ATTR1__SHIFT 0x14 #define SPI_PS_INPUT_CNTL_23__DEFAULT_VAL_ATTR1_MASK 0x600000 #define SPI_PS_INPUT_CNTL_23__DEFAULT_VAL_ATTR1__SHIFT 0x15 #define SPI_PS_INPUT_CNTL_23__ATTR0_VALID_MASK 0x1000000 #define SPI_PS_INPUT_CNTL_23__ATTR0_VALID__SHIFT 0x18 #define SPI_PS_INPUT_CNTL_23__ATTR1_VALID_MASK 0x2000000 #define SPI_PS_INPUT_CNTL_23__ATTR1_VALID__SHIFT 0x19 #define SPI_PS_INPUT_CNTL_24__OFFSET_MASK 0x3f #define SPI_PS_INPUT_CNTL_24__OFFSET__SHIFT 0x0 #define SPI_PS_INPUT_CNTL_24__DEFAULT_VAL_MASK 0x300 #define SPI_PS_INPUT_CNTL_24__DEFAULT_VAL__SHIFT 0x8 #define SPI_PS_INPUT_CNTL_24__FLAT_SHADE_MASK 0x400 #define SPI_PS_INPUT_CNTL_24__FLAT_SHADE__SHIFT 0xa #define SPI_PS_INPUT_CNTL_24__DUP_MASK 0x40000 #define SPI_PS_INPUT_CNTL_24__DUP__SHIFT 0x12 #define SPI_PS_INPUT_CNTL_24__FP16_INTERP_MODE_MASK 0x80000 #define SPI_PS_INPUT_CNTL_24__FP16_INTERP_MODE__SHIFT 0x13 #define SPI_PS_INPUT_CNTL_24__USE_DEFAULT_ATTR1_MASK 0x100000 #define SPI_PS_INPUT_CNTL_24__USE_DEFAULT_ATTR1__SHIFT 0x14 #define SPI_PS_INPUT_CNTL_24__DEFAULT_VAL_ATTR1_MASK 0x600000 #define SPI_PS_INPUT_CNTL_24__DEFAULT_VAL_ATTR1__SHIFT 0x15 #define SPI_PS_INPUT_CNTL_24__ATTR0_VALID_MASK 0x1000000 #define SPI_PS_INPUT_CNTL_24__ATTR0_VALID__SHIFT 0x18 #define SPI_PS_INPUT_CNTL_24__ATTR1_VALID_MASK 0x2000000 #define SPI_PS_INPUT_CNTL_24__ATTR1_VALID__SHIFT 0x19 #define SPI_PS_INPUT_CNTL_25__OFFSET_MASK 0x3f #define SPI_PS_INPUT_CNTL_25__OFFSET__SHIFT 0x0 #define SPI_PS_INPUT_CNTL_25__DEFAULT_VAL_MASK 0x300 #define SPI_PS_INPUT_CNTL_25__DEFAULT_VAL__SHIFT 0x8 #define SPI_PS_INPUT_CNTL_25__FLAT_SHADE_MASK 0x400 #define SPI_PS_INPUT_CNTL_25__FLAT_SHADE__SHIFT 0xa #define SPI_PS_INPUT_CNTL_25__DUP_MASK 0x40000 #define SPI_PS_INPUT_CNTL_25__DUP__SHIFT 0x12 #define SPI_PS_INPUT_CNTL_25__FP16_INTERP_MODE_MASK 0x80000 #define SPI_PS_INPUT_CNTL_25__FP16_INTERP_MODE__SHIFT 0x13 #define SPI_PS_INPUT_CNTL_25__USE_DEFAULT_ATTR1_MASK 0x100000 #define SPI_PS_INPUT_CNTL_25__USE_DEFAULT_ATTR1__SHIFT 0x14 #define SPI_PS_INPUT_CNTL_25__DEFAULT_VAL_ATTR1_MASK 0x600000 #define SPI_PS_INPUT_CNTL_25__DEFAULT_VAL_ATTR1__SHIFT 0x15 #define SPI_PS_INPUT_CNTL_25__ATTR0_VALID_MASK 0x1000000 #define SPI_PS_INPUT_CNTL_25__ATTR0_VALID__SHIFT 0x18 #define SPI_PS_INPUT_CNTL_25__ATTR1_VALID_MASK 0x2000000 #define SPI_PS_INPUT_CNTL_25__ATTR1_VALID__SHIFT 0x19 #define SPI_PS_INPUT_CNTL_26__OFFSET_MASK 0x3f #define SPI_PS_INPUT_CNTL_26__OFFSET__SHIFT 0x0 #define SPI_PS_INPUT_CNTL_26__DEFAULT_VAL_MASK 0x300 #define SPI_PS_INPUT_CNTL_26__DEFAULT_VAL__SHIFT 0x8 #define SPI_PS_INPUT_CNTL_26__FLAT_SHADE_MASK 0x400 #define SPI_PS_INPUT_CNTL_26__FLAT_SHADE__SHIFT 0xa #define SPI_PS_INPUT_CNTL_26__DUP_MASK 0x40000 #define SPI_PS_INPUT_CNTL_26__DUP__SHIFT 0x12 #define SPI_PS_INPUT_CNTL_26__FP16_INTERP_MODE_MASK 0x80000 #define SPI_PS_INPUT_CNTL_26__FP16_INTERP_MODE__SHIFT 0x13 #define SPI_PS_INPUT_CNTL_26__USE_DEFAULT_ATTR1_MASK 0x100000 #define SPI_PS_INPUT_CNTL_26__USE_DEFAULT_ATTR1__SHIFT 0x14 #define SPI_PS_INPUT_CNTL_26__DEFAULT_VAL_ATTR1_MASK 0x600000 #define SPI_PS_INPUT_CNTL_26__DEFAULT_VAL_ATTR1__SHIFT 0x15 #define SPI_PS_INPUT_CNTL_26__ATTR0_VALID_MASK 0x1000000 #define SPI_PS_INPUT_CNTL_26__ATTR0_VALID__SHIFT 0x18 #define SPI_PS_INPUT_CNTL_26__ATTR1_VALID_MASK 0x2000000 #define SPI_PS_INPUT_CNTL_26__ATTR1_VALID__SHIFT 0x19 #define SPI_PS_INPUT_CNTL_27__OFFSET_MASK 0x3f #define SPI_PS_INPUT_CNTL_27__OFFSET__SHIFT 0x0 #define SPI_PS_INPUT_CNTL_27__DEFAULT_VAL_MASK 0x300 #define SPI_PS_INPUT_CNTL_27__DEFAULT_VAL__SHIFT 0x8 #define SPI_PS_INPUT_CNTL_27__FLAT_SHADE_MASK 0x400 #define SPI_PS_INPUT_CNTL_27__FLAT_SHADE__SHIFT 0xa #define SPI_PS_INPUT_CNTL_27__DUP_MASK 0x40000 #define SPI_PS_INPUT_CNTL_27__DUP__SHIFT 0x12 #define SPI_PS_INPUT_CNTL_27__FP16_INTERP_MODE_MASK 0x80000 #define SPI_PS_INPUT_CNTL_27__FP16_INTERP_MODE__SHIFT 0x13 #define SPI_PS_INPUT_CNTL_27__USE_DEFAULT_ATTR1_MASK 0x100000 #define SPI_PS_INPUT_CNTL_27__USE_DEFAULT_ATTR1__SHIFT 0x14 #define SPI_PS_INPUT_CNTL_27__DEFAULT_VAL_ATTR1_MASK 0x600000 #define SPI_PS_INPUT_CNTL_27__DEFAULT_VAL_ATTR1__SHIFT 0x15 #define SPI_PS_INPUT_CNTL_27__ATTR0_VALID_MASK 0x1000000 #define SPI_PS_INPUT_CNTL_27__ATTR0_VALID__SHIFT 0x18 #define SPI_PS_INPUT_CNTL_27__ATTR1_VALID_MASK 0x2000000 #define SPI_PS_INPUT_CNTL_27__ATTR1_VALID__SHIFT 0x19 #define SPI_PS_INPUT_CNTL_28__OFFSET_MASK 0x3f #define SPI_PS_INPUT_CNTL_28__OFFSET__SHIFT 0x0 #define SPI_PS_INPUT_CNTL_28__DEFAULT_VAL_MASK 0x300 #define SPI_PS_INPUT_CNTL_28__DEFAULT_VAL__SHIFT 0x8 #define SPI_PS_INPUT_CNTL_28__FLAT_SHADE_MASK 0x400 #define SPI_PS_INPUT_CNTL_28__FLAT_SHADE__SHIFT 0xa #define SPI_PS_INPUT_CNTL_28__DUP_MASK 0x40000 #define SPI_PS_INPUT_CNTL_28__DUP__SHIFT 0x12 #define SPI_PS_INPUT_CNTL_28__FP16_INTERP_MODE_MASK 0x80000 #define SPI_PS_INPUT_CNTL_28__FP16_INTERP_MODE__SHIFT 0x13 #define SPI_PS_INPUT_CNTL_28__USE_DEFAULT_ATTR1_MASK 0x100000 #define SPI_PS_INPUT_CNTL_28__USE_DEFAULT_ATTR1__SHIFT 0x14 #define SPI_PS_INPUT_CNTL_28__DEFAULT_VAL_ATTR1_MASK 0x600000 #define SPI_PS_INPUT_CNTL_28__DEFAULT_VAL_ATTR1__SHIFT 0x15 #define SPI_PS_INPUT_CNTL_28__ATTR0_VALID_MASK 0x1000000 #define SPI_PS_INPUT_CNTL_28__ATTR0_VALID__SHIFT 0x18 #define SPI_PS_INPUT_CNTL_28__ATTR1_VALID_MASK 0x2000000 #define SPI_PS_INPUT_CNTL_28__ATTR1_VALID__SHIFT 0x19 #define SPI_PS_INPUT_CNTL_29__OFFSET_MASK 0x3f #define SPI_PS_INPUT_CNTL_29__OFFSET__SHIFT 0x0 #define SPI_PS_INPUT_CNTL_29__DEFAULT_VAL_MASK 0x300 #define SPI_PS_INPUT_CNTL_29__DEFAULT_VAL__SHIFT 0x8 #define SPI_PS_INPUT_CNTL_29__FLAT_SHADE_MASK 0x400 #define SPI_PS_INPUT_CNTL_29__FLAT_SHADE__SHIFT 0xa #define SPI_PS_INPUT_CNTL_29__DUP_MASK 0x40000 #define SPI_PS_INPUT_CNTL_29__DUP__SHIFT 0x12 #define SPI_PS_INPUT_CNTL_29__FP16_INTERP_MODE_MASK 0x80000 #define SPI_PS_INPUT_CNTL_29__FP16_INTERP_MODE__SHIFT 0x13 #define SPI_PS_INPUT_CNTL_29__USE_DEFAULT_ATTR1_MASK 0x100000 #define SPI_PS_INPUT_CNTL_29__USE_DEFAULT_ATTR1__SHIFT 0x14 #define SPI_PS_INPUT_CNTL_29__DEFAULT_VAL_ATTR1_MASK 0x600000 #define SPI_PS_INPUT_CNTL_29__DEFAULT_VAL_ATTR1__SHIFT 0x15 #define SPI_PS_INPUT_CNTL_29__ATTR0_VALID_MASK 0x1000000 #define SPI_PS_INPUT_CNTL_29__ATTR0_VALID__SHIFT 0x18 #define SPI_PS_INPUT_CNTL_29__ATTR1_VALID_MASK 0x2000000 #define SPI_PS_INPUT_CNTL_29__ATTR1_VALID__SHIFT 0x19 #define SPI_PS_INPUT_CNTL_30__OFFSET_MASK 0x3f #define SPI_PS_INPUT_CNTL_30__OFFSET__SHIFT 0x0 #define SPI_PS_INPUT_CNTL_30__DEFAULT_VAL_MASK 0x300 #define SPI_PS_INPUT_CNTL_30__DEFAULT_VAL__SHIFT 0x8 #define SPI_PS_INPUT_CNTL_30__FLAT_SHADE_MASK 0x400 #define SPI_PS_INPUT_CNTL_30__FLAT_SHADE__SHIFT 0xa #define SPI_PS_INPUT_CNTL_30__DUP_MASK 0x40000 #define SPI_PS_INPUT_CNTL_30__DUP__SHIFT 0x12 #define SPI_PS_INPUT_CNTL_30__FP16_INTERP_MODE_MASK 0x80000 #define SPI_PS_INPUT_CNTL_30__FP16_INTERP_MODE__SHIFT 0x13 #define SPI_PS_INPUT_CNTL_30__USE_DEFAULT_ATTR1_MASK 0x100000 #define SPI_PS_INPUT_CNTL_30__USE_DEFAULT_ATTR1__SHIFT 0x14 #define SPI_PS_INPUT_CNTL_30__DEFAULT_VAL_ATTR1_MASK 0x600000 #define SPI_PS_INPUT_CNTL_30__DEFAULT_VAL_ATTR1__SHIFT 0x15 #define SPI_PS_INPUT_CNTL_30__ATTR0_VALID_MASK 0x1000000 #define SPI_PS_INPUT_CNTL_30__ATTR0_VALID__SHIFT 0x18 #define SPI_PS_INPUT_CNTL_30__ATTR1_VALID_MASK 0x2000000 #define SPI_PS_INPUT_CNTL_30__ATTR1_VALID__SHIFT 0x19 #define SPI_PS_INPUT_CNTL_31__OFFSET_MASK 0x3f #define SPI_PS_INPUT_CNTL_31__OFFSET__SHIFT 0x0 #define SPI_PS_INPUT_CNTL_31__DEFAULT_VAL_MASK 0x300 #define SPI_PS_INPUT_CNTL_31__DEFAULT_VAL__SHIFT 0x8 #define SPI_PS_INPUT_CNTL_31__FLAT_SHADE_MASK 0x400 #define SPI_PS_INPUT_CNTL_31__FLAT_SHADE__SHIFT 0xa #define SPI_PS_INPUT_CNTL_31__DUP_MASK 0x40000 #define SPI_PS_INPUT_CNTL_31__DUP__SHIFT 0x12 #define SPI_PS_INPUT_CNTL_31__FP16_INTERP_MODE_MASK 0x80000 #define SPI_PS_INPUT_CNTL_31__FP16_INTERP_MODE__SHIFT 0x13 #define SPI_PS_INPUT_CNTL_31__USE_DEFAULT_ATTR1_MASK 0x100000 #define SPI_PS_INPUT_CNTL_31__USE_DEFAULT_ATTR1__SHIFT 0x14 #define SPI_PS_INPUT_CNTL_31__DEFAULT_VAL_ATTR1_MASK 0x600000 #define SPI_PS_INPUT_CNTL_31__DEFAULT_VAL_ATTR1__SHIFT 0x15 #define SPI_PS_INPUT_CNTL_31__ATTR0_VALID_MASK 0x1000000 #define SPI_PS_INPUT_CNTL_31__ATTR0_VALID__SHIFT 0x18 #define SPI_PS_INPUT_CNTL_31__ATTR1_VALID_MASK 0x2000000 #define SPI_PS_INPUT_CNTL_31__ATTR1_VALID__SHIFT 0x19 #define SPI_VS_OUT_CONFIG__VS_EXPORT_COUNT_MASK 0x3e #define SPI_VS_OUT_CONFIG__VS_EXPORT_COUNT__SHIFT 0x1 #define SPI_VS_OUT_CONFIG__VS_HALF_PACK_MASK 0x40 #define SPI_VS_OUT_CONFIG__VS_HALF_PACK__SHIFT 0x6 #define SPI_PS_INPUT_ENA__PERSP_SAMPLE_ENA_MASK 0x1 #define SPI_PS_INPUT_ENA__PERSP_SAMPLE_ENA__SHIFT 0x0 #define SPI_PS_INPUT_ENA__PERSP_CENTER_ENA_MASK 0x2 #define SPI_PS_INPUT_ENA__PERSP_CENTER_ENA__SHIFT 0x1 #define SPI_PS_INPUT_ENA__PERSP_CENTROID_ENA_MASK 0x4 #define SPI_PS_INPUT_ENA__PERSP_CENTROID_ENA__SHIFT 0x2 #define SPI_PS_INPUT_ENA__PERSP_PULL_MODEL_ENA_MASK 0x8 #define SPI_PS_INPUT_ENA__PERSP_PULL_MODEL_ENA__SHIFT 0x3 #define SPI_PS_INPUT_ENA__LINEAR_SAMPLE_ENA_MASK 0x10 #define SPI_PS_INPUT_ENA__LINEAR_SAMPLE_ENA__SHIFT 0x4 #define SPI_PS_INPUT_ENA__LINEAR_CENTER_ENA_MASK 0x20 #define SPI_PS_INPUT_ENA__LINEAR_CENTER_ENA__SHIFT 0x5 #define SPI_PS_INPUT_ENA__LINEAR_CENTROID_ENA_MASK 0x40 #define SPI_PS_INPUT_ENA__LINEAR_CENTROID_ENA__SHIFT 0x6 #define SPI_PS_INPUT_ENA__LINE_STIPPLE_TEX_ENA_MASK 0x80 #define SPI_PS_INPUT_ENA__LINE_STIPPLE_TEX_ENA__SHIFT 0x7 #define SPI_PS_INPUT_ENA__POS_X_FLOAT_ENA_MASK 0x100 #define SPI_PS_INPUT_ENA__POS_X_FLOAT_ENA__SHIFT 0x8 #define SPI_PS_INPUT_ENA__POS_Y_FLOAT_ENA_MASK 0x200 #define SPI_PS_INPUT_ENA__POS_Y_FLOAT_ENA__SHIFT 0x9 #define SPI_PS_INPUT_ENA__POS_Z_FLOAT_ENA_MASK 0x400 #define SPI_PS_INPUT_ENA__POS_Z_FLOAT_ENA__SHIFT 0xa #define SPI_PS_INPUT_ENA__POS_W_FLOAT_ENA_MASK 0x800 #define SPI_PS_INPUT_ENA__POS_W_FLOAT_ENA__SHIFT 0xb #define SPI_PS_INPUT_ENA__FRONT_FACE_ENA_MASK 0x1000 #define SPI_PS_INPUT_ENA__FRONT_FACE_ENA__SHIFT 0xc #define SPI_PS_INPUT_ENA__ANCILLARY_ENA_MASK 0x2000 #define SPI_PS_INPUT_ENA__ANCILLARY_ENA__SHIFT 0xd #define SPI_PS_INPUT_ENA__SAMPLE_COVERAGE_ENA_MASK 0x4000 #define SPI_PS_INPUT_ENA__SAMPLE_COVERAGE_ENA__SHIFT 0xe #define SPI_PS_INPUT_ENA__POS_FIXED_PT_ENA_MASK 0x8000 #define SPI_PS_INPUT_ENA__POS_FIXED_PT_ENA__SHIFT 0xf #define SPI_PS_INPUT_ADDR__PERSP_SAMPLE_ENA_MASK 0x1 #define SPI_PS_INPUT_ADDR__PERSP_SAMPLE_ENA__SHIFT 0x0 #define SPI_PS_INPUT_ADDR__PERSP_CENTER_ENA_MASK 0x2 #define SPI_PS_INPUT_ADDR__PERSP_CENTER_ENA__SHIFT 0x1 #define SPI_PS_INPUT_ADDR__PERSP_CENTROID_ENA_MASK 0x4 #define SPI_PS_INPUT_ADDR__PERSP_CENTROID_ENA__SHIFT 0x2 #define SPI_PS_INPUT_ADDR__PERSP_PULL_MODEL_ENA_MASK 0x8 #define SPI_PS_INPUT_ADDR__PERSP_PULL_MODEL_ENA__SHIFT 0x3 #define SPI_PS_INPUT_ADDR__LINEAR_SAMPLE_ENA_MASK 0x10 #define SPI_PS_INPUT_ADDR__LINEAR_SAMPLE_ENA__SHIFT 0x4 #define SPI_PS_INPUT_ADDR__LINEAR_CENTER_ENA_MASK 0x20 #define SPI_PS_INPUT_ADDR__LINEAR_CENTER_ENA__SHIFT 0x5 #define SPI_PS_INPUT_ADDR__LINEAR_CENTROID_ENA_MASK 0x40 #define SPI_PS_INPUT_ADDR__LINEAR_CENTROID_ENA__SHIFT 0x6 #define SPI_PS_INPUT_ADDR__LINE_STIPPLE_TEX_ENA_MASK 0x80 #define SPI_PS_INPUT_ADDR__LINE_STIPPLE_TEX_ENA__SHIFT 0x7 #define SPI_PS_INPUT_ADDR__POS_X_FLOAT_ENA_MASK 0x100 #define SPI_PS_INPUT_ADDR__POS_X_FLOAT_ENA__SHIFT 0x8 #define SPI_PS_INPUT_ADDR__POS_Y_FLOAT_ENA_MASK 0x200 #define SPI_PS_INPUT_ADDR__POS_Y_FLOAT_ENA__SHIFT 0x9 #define SPI_PS_INPUT_ADDR__POS_Z_FLOAT_ENA_MASK 0x400 #define SPI_PS_INPUT_ADDR__POS_Z_FLOAT_ENA__SHIFT 0xa #define SPI_PS_INPUT_ADDR__POS_W_FLOAT_ENA_MASK 0x800 #define SPI_PS_INPUT_ADDR__POS_W_FLOAT_ENA__SHIFT 0xb #define SPI_PS_INPUT_ADDR__FRONT_FACE_ENA_MASK 0x1000 #define SPI_PS_INPUT_ADDR__FRONT_FACE_ENA__SHIFT 0xc #define SPI_PS_INPUT_ADDR__ANCILLARY_ENA_MASK 0x2000 #define SPI_PS_INPUT_ADDR__ANCILLARY_ENA__SHIFT 0xd #define SPI_PS_INPUT_ADDR__SAMPLE_COVERAGE_ENA_MASK 0x4000 #define SPI_PS_INPUT_ADDR__SAMPLE_COVERAGE_ENA__SHIFT 0xe #define SPI_PS_INPUT_ADDR__POS_FIXED_PT_ENA_MASK 0x8000 #define SPI_PS_INPUT_ADDR__POS_FIXED_PT_ENA__SHIFT 0xf #define SPI_INTERP_CONTROL_0__FLAT_SHADE_ENA_MASK 0x1 #define SPI_INTERP_CONTROL_0__FLAT_SHADE_ENA__SHIFT 0x0 #define SPI_INTERP_CONTROL_0__PNT_SPRITE_ENA_MASK 0x2 #define SPI_INTERP_CONTROL_0__PNT_SPRITE_ENA__SHIFT 0x1 #define SPI_INTERP_CONTROL_0__PNT_SPRITE_OVRD_X_MASK 0x1c #define SPI_INTERP_CONTROL_0__PNT_SPRITE_OVRD_X__SHIFT 0x2 #define SPI_INTERP_CONTROL_0__PNT_SPRITE_OVRD_Y_MASK 0xe0 #define SPI_INTERP_CONTROL_0__PNT_SPRITE_OVRD_Y__SHIFT 0x5 #define SPI_INTERP_CONTROL_0__PNT_SPRITE_OVRD_Z_MASK 0x700 #define SPI_INTERP_CONTROL_0__PNT_SPRITE_OVRD_Z__SHIFT 0x8 #define SPI_INTERP_CONTROL_0__PNT_SPRITE_OVRD_W_MASK 0x3800 #define SPI_INTERP_CONTROL_0__PNT_SPRITE_OVRD_W__SHIFT 0xb #define SPI_INTERP_CONTROL_0__PNT_SPRITE_TOP_1_MASK 0x4000 #define SPI_INTERP_CONTROL_0__PNT_SPRITE_TOP_1__SHIFT 0xe #define SPI_PS_IN_CONTROL__NUM_INTERP_MASK 0x3f #define SPI_PS_IN_CONTROL__NUM_INTERP__SHIFT 0x0 #define SPI_PS_IN_CONTROL__PARAM_GEN_MASK 0x40 #define SPI_PS_IN_CONTROL__PARAM_GEN__SHIFT 0x6 #define SPI_PS_IN_CONTROL__BC_OPTIMIZE_DISABLE_MASK 0x4000 #define SPI_PS_IN_CONTROL__BC_OPTIMIZE_DISABLE__SHIFT 0xe #define SPI_BARYC_CNTL__PERSP_CENTER_CNTL_MASK 0x1 #define SPI_BARYC_CNTL__PERSP_CENTER_CNTL__SHIFT 0x0 #define SPI_BARYC_CNTL__PERSP_CENTROID_CNTL_MASK 0x10 #define SPI_BARYC_CNTL__PERSP_CENTROID_CNTL__SHIFT 0x4 #define SPI_BARYC_CNTL__LINEAR_CENTER_CNTL_MASK 0x100 #define SPI_BARYC_CNTL__LINEAR_CENTER_CNTL__SHIFT 0x8 #define SPI_BARYC_CNTL__LINEAR_CENTROID_CNTL_MASK 0x1000 #define SPI_BARYC_CNTL__LINEAR_CENTROID_CNTL__SHIFT 0xc #define SPI_BARYC_CNTL__POS_FLOAT_LOCATION_MASK 0x30000 #define SPI_BARYC_CNTL__POS_FLOAT_LOCATION__SHIFT 0x10 #define SPI_BARYC_CNTL__POS_FLOAT_ULC_MASK 0x100000 #define SPI_BARYC_CNTL__POS_FLOAT_ULC__SHIFT 0x14 #define SPI_BARYC_CNTL__FRONT_FACE_ALL_BITS_MASK 0x1000000 #define SPI_BARYC_CNTL__FRONT_FACE_ALL_BITS__SHIFT 0x18 #define SPI_TMPRING_SIZE__WAVES_MASK 0xfff #define SPI_TMPRING_SIZE__WAVES__SHIFT 0x0 #define SPI_TMPRING_SIZE__WAVESIZE_MASK 0x1fff000 #define SPI_TMPRING_SIZE__WAVESIZE__SHIFT 0xc #define SPI_SHADER_POS_FORMAT__POS0_EXPORT_FORMAT_MASK 0xf #define SPI_SHADER_POS_FORMAT__POS0_EXPORT_FORMAT__SHIFT 0x0 #define SPI_SHADER_POS_FORMAT__POS1_EXPORT_FORMAT_MASK 0xf0 #define SPI_SHADER_POS_FORMAT__POS1_EXPORT_FORMAT__SHIFT 0x4 #define SPI_SHADER_POS_FORMAT__POS2_EXPORT_FORMAT_MASK 0xf00 #define SPI_SHADER_POS_FORMAT__POS2_EXPORT_FORMAT__SHIFT 0x8 #define SPI_SHADER_POS_FORMAT__POS3_EXPORT_FORMAT_MASK 0xf000 #define SPI_SHADER_POS_FORMAT__POS3_EXPORT_FORMAT__SHIFT 0xc #define SPI_SHADER_Z_FORMAT__Z_EXPORT_FORMAT_MASK 0xf #define SPI_SHADER_Z_FORMAT__Z_EXPORT_FORMAT__SHIFT 0x0 #define SPI_SHADER_COL_FORMAT__COL0_EXPORT_FORMAT_MASK 0xf #define SPI_SHADER_COL_FORMAT__COL0_EXPORT_FORMAT__SHIFT 0x0 #define SPI_SHADER_COL_FORMAT__COL1_EXPORT_FORMAT_MASK 0xf0 #define SPI_SHADER_COL_FORMAT__COL1_EXPORT_FORMAT__SHIFT 0x4 #define SPI_SHADER_COL_FORMAT__COL2_EXPORT_FORMAT_MASK 0xf00 #define SPI_SHADER_COL_FORMAT__COL2_EXPORT_FORMAT__SHIFT 0x8 #define SPI_SHADER_COL_FORMAT__COL3_EXPORT_FORMAT_MASK 0xf000 #define SPI_SHADER_COL_FORMAT__COL3_EXPORT_FORMAT__SHIFT 0xc #define SPI_SHADER_COL_FORMAT__COL4_EXPORT_FORMAT_MASK 0xf0000 #define SPI_SHADER_COL_FORMAT__COL4_EXPORT_FORMAT__SHIFT 0x10 #define SPI_SHADER_COL_FORMAT__COL5_EXPORT_FORMAT_MASK 0xf00000 #define SPI_SHADER_COL_FORMAT__COL5_EXPORT_FORMAT__SHIFT 0x14 #define SPI_SHADER_COL_FORMAT__COL6_EXPORT_FORMAT_MASK 0xf000000 #define SPI_SHADER_COL_FORMAT__COL6_EXPORT_FORMAT__SHIFT 0x18 #define SPI_SHADER_COL_FORMAT__COL7_EXPORT_FORMAT_MASK 0xf0000000 #define SPI_SHADER_COL_FORMAT__COL7_EXPORT_FORMAT__SHIFT 0x1c #define SPI_ARB_PRIORITY__PIPE_ORDER_TS0_MASK 0x7 #define SPI_ARB_PRIORITY__PIPE_ORDER_TS0__SHIFT 0x0 #define SPI_ARB_PRIORITY__PIPE_ORDER_TS1_MASK 0x38 #define SPI_ARB_PRIORITY__PIPE_ORDER_TS1__SHIFT 0x3 #define SPI_ARB_PRIORITY__PIPE_ORDER_TS2_MASK 0x1c0 #define SPI_ARB_PRIORITY__PIPE_ORDER_TS2__SHIFT 0x6 #define SPI_ARB_PRIORITY__PIPE_ORDER_TS3_MASK 0xe00 #define SPI_ARB_PRIORITY__PIPE_ORDER_TS3__SHIFT 0x9 #define SPI_ARB_PRIORITY__TS0_DUR_MULT_MASK 0x3000 #define SPI_ARB_PRIORITY__TS0_DUR_MULT__SHIFT 0xc #define SPI_ARB_PRIORITY__TS1_DUR_MULT_MASK 0xc000 #define SPI_ARB_PRIORITY__TS1_DUR_MULT__SHIFT 0xe #define SPI_ARB_PRIORITY__TS2_DUR_MULT_MASK 0x30000 #define SPI_ARB_PRIORITY__TS2_DUR_MULT__SHIFT 0x10 #define SPI_ARB_PRIORITY__TS3_DUR_MULT_MASK 0xc0000 #define SPI_ARB_PRIORITY__TS3_DUR_MULT__SHIFT 0x12 #define SPI_ARB_CYCLES_0__TS0_DURATION_MASK 0xffff #define SPI_ARB_CYCLES_0__TS0_DURATION__SHIFT 0x0 #define SPI_ARB_CYCLES_0__TS1_DURATION_MASK 0xffff0000 #define SPI_ARB_CYCLES_0__TS1_DURATION__SHIFT 0x10 #define SPI_ARB_CYCLES_1__TS2_DURATION_MASK 0xffff #define SPI_ARB_CYCLES_1__TS2_DURATION__SHIFT 0x0 #define SPI_ARB_CYCLES_1__TS3_DURATION_MASK 0xffff0000 #define SPI_ARB_CYCLES_1__TS3_DURATION__SHIFT 0x10 #define SPI_CDBG_SYS_GFX__PS_EN_MASK 0x1 #define SPI_CDBG_SYS_GFX__PS_EN__SHIFT 0x0 #define SPI_CDBG_SYS_GFX__VS_EN_MASK 0x2 #define SPI_CDBG_SYS_GFX__VS_EN__SHIFT 0x1 #define SPI_CDBG_SYS_GFX__GS_EN_MASK 0x4 #define SPI_CDBG_SYS_GFX__GS_EN__SHIFT 0x2 #define SPI_CDBG_SYS_GFX__ES_EN_MASK 0x8 #define SPI_CDBG_SYS_GFX__ES_EN__SHIFT 0x3 #define SPI_CDBG_SYS_GFX__HS_EN_MASK 0x10 #define SPI_CDBG_SYS_GFX__HS_EN__SHIFT 0x4 #define SPI_CDBG_SYS_GFX__LS_EN_MASK 0x20 #define SPI_CDBG_SYS_GFX__LS_EN__SHIFT 0x5 #define SPI_CDBG_SYS_GFX__CS_EN_MASK 0x40 #define SPI_CDBG_SYS_GFX__CS_EN__SHIFT 0x6 #define SPI_CDBG_SYS_HP3D__PS_EN_MASK 0x1 #define SPI_CDBG_SYS_HP3D__PS_EN__SHIFT 0x0 #define SPI_CDBG_SYS_HP3D__VS_EN_MASK 0x2 #define SPI_CDBG_SYS_HP3D__VS_EN__SHIFT 0x1 #define SPI_CDBG_SYS_HP3D__GS_EN_MASK 0x4 #define SPI_CDBG_SYS_HP3D__GS_EN__SHIFT 0x2 #define SPI_CDBG_SYS_HP3D__ES_EN_MASK 0x8 #define SPI_CDBG_SYS_HP3D__ES_EN__SHIFT 0x3 #define SPI_CDBG_SYS_HP3D__HS_EN_MASK 0x10 #define SPI_CDBG_SYS_HP3D__HS_EN__SHIFT 0x4 #define SPI_CDBG_SYS_HP3D__LS_EN_MASK 0x20 #define SPI_CDBG_SYS_HP3D__LS_EN__SHIFT 0x5 #define SPI_CDBG_SYS_CS0__PIPE0_MASK 0xff #define SPI_CDBG_SYS_CS0__PIPE0__SHIFT 0x0 #define SPI_CDBG_SYS_CS0__PIPE1_MASK 0xff00 #define SPI_CDBG_SYS_CS0__PIPE1__SHIFT 0x8 #define SPI_CDBG_SYS_CS0__PIPE2_MASK 0xff0000 #define SPI_CDBG_SYS_CS0__PIPE2__SHIFT 0x10 #define SPI_CDBG_SYS_CS0__PIPE3_MASK 0xff000000 #define SPI_CDBG_SYS_CS0__PIPE3__SHIFT 0x18 #define SPI_CDBG_SYS_CS1__PIPE0_MASK 0xff #define SPI_CDBG_SYS_CS1__PIPE0__SHIFT 0x0 #define SPI_CDBG_SYS_CS1__PIPE1_MASK 0xff00 #define SPI_CDBG_SYS_CS1__PIPE1__SHIFT 0x8 #define SPI_CDBG_SYS_CS1__PIPE2_MASK 0xff0000 #define SPI_CDBG_SYS_CS1__PIPE2__SHIFT 0x10 #define SPI_CDBG_SYS_CS1__PIPE3_MASK 0xff000000 #define SPI_CDBG_SYS_CS1__PIPE3__SHIFT 0x18 #define SPI_WCL_PIPE_PERCENT_GFX__VALUE_MASK 0x7f #define SPI_WCL_PIPE_PERCENT_GFX__VALUE__SHIFT 0x0 #define SPI_WCL_PIPE_PERCENT_GFX__LS_GRP_VALUE_MASK 0xf80 #define SPI_WCL_PIPE_PERCENT_GFX__LS_GRP_VALUE__SHIFT 0x7 #define SPI_WCL_PIPE_PERCENT_GFX__HS_GRP_VALUE_MASK 0x1f000 #define SPI_WCL_PIPE_PERCENT_GFX__HS_GRP_VALUE__SHIFT 0xc #define SPI_WCL_PIPE_PERCENT_GFX__ES_GRP_VALUE_MASK 0x3e0000 #define SPI_WCL_PIPE_PERCENT_GFX__ES_GRP_VALUE__SHIFT 0x11 #define SPI_WCL_PIPE_PERCENT_GFX__GS_GRP_VALUE_MASK 0x7c00000 #define SPI_WCL_PIPE_PERCENT_GFX__GS_GRP_VALUE__SHIFT 0x16 #define SPI_WCL_PIPE_PERCENT_HP3D__VALUE_MASK 0x7f #define SPI_WCL_PIPE_PERCENT_HP3D__VALUE__SHIFT 0x0 #define SPI_WCL_PIPE_PERCENT_HP3D__LS_GRP_VALUE_MASK 0xf80 #define SPI_WCL_PIPE_PERCENT_HP3D__LS_GRP_VALUE__SHIFT 0x7 #define SPI_WCL_PIPE_PERCENT_HP3D__HS_GRP_VALUE_MASK 0x1f000 #define SPI_WCL_PIPE_PERCENT_HP3D__HS_GRP_VALUE__SHIFT 0xc #define SPI_WCL_PIPE_PERCENT_HP3D__ES_GRP_VALUE_MASK 0x3e0000 #define SPI_WCL_PIPE_PERCENT_HP3D__ES_GRP_VALUE__SHIFT 0x11 #define SPI_WCL_PIPE_PERCENT_HP3D__GS_GRP_VALUE_MASK 0x7c00000 #define SPI_WCL_PIPE_PERCENT_HP3D__GS_GRP_VALUE__SHIFT 0x16 #define SPI_WCL_PIPE_PERCENT_CS0__VALUE_MASK 0x7f #define SPI_WCL_PIPE_PERCENT_CS0__VALUE__SHIFT 0x0 #define SPI_WCL_PIPE_PERCENT_CS1__VALUE_MASK 0x7f #define SPI_WCL_PIPE_PERCENT_CS1__VALUE__SHIFT 0x0 #define SPI_WCL_PIPE_PERCENT_CS2__VALUE_MASK 0x7f #define SPI_WCL_PIPE_PERCENT_CS2__VALUE__SHIFT 0x0 #define SPI_WCL_PIPE_PERCENT_CS3__VALUE_MASK 0x7f #define SPI_WCL_PIPE_PERCENT_CS3__VALUE__SHIFT 0x0 #define SPI_WCL_PIPE_PERCENT_CS4__VALUE_MASK 0x7f #define SPI_WCL_PIPE_PERCENT_CS4__VALUE__SHIFT 0x0 #define SPI_WCL_PIPE_PERCENT_CS5__VALUE_MASK 0x7f #define SPI_WCL_PIPE_PERCENT_CS5__VALUE__SHIFT 0x0 #define SPI_WCL_PIPE_PERCENT_CS6__VALUE_MASK 0x7f #define SPI_WCL_PIPE_PERCENT_CS6__VALUE__SHIFT 0x0 #define SPI_WCL_PIPE_PERCENT_CS7__VALUE_MASK 0x7f #define SPI_WCL_PIPE_PERCENT_CS7__VALUE__SHIFT 0x0 #define SPI_GDBG_WAVE_CNTL__STALL_RA_MASK 0x1 #define SPI_GDBG_WAVE_CNTL__STALL_RA__SHIFT 0x0 #define SPI_GDBG_WAVE_CNTL__STALL_VMID_MASK 0x1fffe #define SPI_GDBG_WAVE_CNTL__STALL_VMID__SHIFT 0x1 #define SPI_GDBG_TRAP_CONFIG__ME_SEL_MASK 0x3 #define SPI_GDBG_TRAP_CONFIG__ME_SEL__SHIFT 0x0 #define SPI_GDBG_TRAP_CONFIG__PIPE_SEL_MASK 0xc #define SPI_GDBG_TRAP_CONFIG__PIPE_SEL__SHIFT 0x2 #define SPI_GDBG_TRAP_CONFIG__QUEUE_SEL_MASK 0x70 #define SPI_GDBG_TRAP_CONFIG__QUEUE_SEL__SHIFT 0x4 #define SPI_GDBG_TRAP_CONFIG__ME_MATCH_MASK 0x80 #define SPI_GDBG_TRAP_CONFIG__ME_MATCH__SHIFT 0x7 #define SPI_GDBG_TRAP_CONFIG__PIPE_MATCH_MASK 0x100 #define SPI_GDBG_TRAP_CONFIG__PIPE_MATCH__SHIFT 0x8 #define SPI_GDBG_TRAP_CONFIG__QUEUE_MATCH_MASK 0x200 #define SPI_GDBG_TRAP_CONFIG__QUEUE_MATCH__SHIFT 0x9 #define SPI_GDBG_TRAP_CONFIG__TRAP_EN_MASK 0x8000 #define SPI_GDBG_TRAP_CONFIG__TRAP_EN__SHIFT 0xf #define SPI_GDBG_TRAP_CONFIG__VMID_SEL_MASK 0xffff0000 #define SPI_GDBG_TRAP_CONFIG__VMID_SEL__SHIFT 0x10 #define SPI_GDBG_TRAP_MASK__EXCP_EN_MASK 0x1ff #define SPI_GDBG_TRAP_MASK__EXCP_EN__SHIFT 0x0 #define SPI_GDBG_TRAP_MASK__REPLACE_MASK 0x200 #define SPI_GDBG_TRAP_MASK__REPLACE__SHIFT 0x9 #define SPI_GDBG_TBA_LO__MEM_BASE_MASK 0xffffffff #define SPI_GDBG_TBA_LO__MEM_BASE__SHIFT 0x0 #define SPI_GDBG_TBA_HI__MEM_BASE_MASK 0xff #define SPI_GDBG_TBA_HI__MEM_BASE__SHIFT 0x0 #define SPI_GDBG_TMA_LO__MEM_BASE_MASK 0xffffffff #define SPI_GDBG_TMA_LO__MEM_BASE__SHIFT 0x0 #define SPI_GDBG_TMA_HI__MEM_BASE_MASK 0xff #define SPI_GDBG_TMA_HI__MEM_BASE__SHIFT 0x0 #define SPI_GDBG_TRAP_DATA0__DATA_MASK 0xffffffff #define SPI_GDBG_TRAP_DATA0__DATA__SHIFT 0x0 #define SPI_GDBG_TRAP_DATA1__DATA_MASK 0xffffffff #define SPI_GDBG_TRAP_DATA1__DATA__SHIFT 0x0 #define SPI_RESET_DEBUG__DISABLE_GFX_RESET_MASK 0x1 #define SPI_RESET_DEBUG__DISABLE_GFX_RESET__SHIFT 0x0 #define SPI_RESET_DEBUG__DISABLE_GFX_RESET_PER_VMID_MASK 0x2 #define SPI_RESET_DEBUG__DISABLE_GFX_RESET_PER_VMID__SHIFT 0x1 #define SPI_RESET_DEBUG__DISABLE_GFX_RESET_ALL_VMID_MASK 0x4 #define SPI_RESET_DEBUG__DISABLE_GFX_RESET_ALL_VMID__SHIFT 0x2 #define SPI_RESET_DEBUG__DISABLE_GFX_RESET_RESOURCE_MASK 0x8 #define SPI_RESET_DEBUG__DISABLE_GFX_RESET_RESOURCE__SHIFT 0x3 #define SPI_RESET_DEBUG__DISABLE_GFX_RESET_PRIORITY_MASK 0x10 #define SPI_RESET_DEBUG__DISABLE_GFX_RESET_PRIORITY__SHIFT 0x4 #define SPI_COMPUTE_QUEUE_RESET__RESET_MASK 0x1 #define SPI_COMPUTE_QUEUE_RESET__RESET__SHIFT 0x0 #define SPI_RESOURCE_RESERVE_CU_0__VGPR_MASK 0xf #define SPI_RESOURCE_RESERVE_CU_0__VGPR__SHIFT 0x0 #define SPI_RESOURCE_RESERVE_CU_0__SGPR_MASK 0xf0 #define SPI_RESOURCE_RESERVE_CU_0__SGPR__SHIFT 0x4 #define SPI_RESOURCE_RESERVE_CU_0__LDS_MASK 0xf00 #define SPI_RESOURCE_RESERVE_CU_0__LDS__SHIFT 0x8 #define SPI_RESOURCE_RESERVE_CU_0__WAVES_MASK 0x7000 #define SPI_RESOURCE_RESERVE_CU_0__WAVES__SHIFT 0xc #define SPI_RESOURCE_RESERVE_CU_0__BARRIERS_MASK 0x78000 #define SPI_RESOURCE_RESERVE_CU_0__BARRIERS__SHIFT 0xf #define SPI_RESOURCE_RESERVE_CU_1__VGPR_MASK 0xf #define SPI_RESOURCE_RESERVE_CU_1__VGPR__SHIFT 0x0 #define SPI_RESOURCE_RESERVE_CU_1__SGPR_MASK 0xf0 #define SPI_RESOURCE_RESERVE_CU_1__SGPR__SHIFT 0x4 #define SPI_RESOURCE_RESERVE_CU_1__LDS_MASK 0xf00 #define SPI_RESOURCE_RESERVE_CU_1__LDS__SHIFT 0x8 #define SPI_RESOURCE_RESERVE_CU_1__WAVES_MASK 0x7000 #define SPI_RESOURCE_RESERVE_CU_1__WAVES__SHIFT 0xc #define SPI_RESOURCE_RESERVE_CU_1__BARRIERS_MASK 0x78000 #define SPI_RESOURCE_RESERVE_CU_1__BARRIERS__SHIFT 0xf #define SPI_RESOURCE_RESERVE_CU_2__VGPR_MASK 0xf #define SPI_RESOURCE_RESERVE_CU_2__VGPR__SHIFT 0x0 #define SPI_RESOURCE_RESERVE_CU_2__SGPR_MASK 0xf0 #define SPI_RESOURCE_RESERVE_CU_2__SGPR__SHIFT 0x4 #define SPI_RESOURCE_RESERVE_CU_2__LDS_MASK 0xf00 #define SPI_RESOURCE_RESERVE_CU_2__LDS__SHIFT 0x8 #define SPI_RESOURCE_RESERVE_CU_2__WAVES_MASK 0x7000 #define SPI_RESOURCE_RESERVE_CU_2__WAVES__SHIFT 0xc #define SPI_RESOURCE_RESERVE_CU_2__BARRIERS_MASK 0x78000 #define SPI_RESOURCE_RESERVE_CU_2__BARRIERS__SHIFT 0xf #define SPI_RESOURCE_RESERVE_CU_3__VGPR_MASK 0xf #define SPI_RESOURCE_RESERVE_CU_3__VGPR__SHIFT 0x0 #define SPI_RESOURCE_RESERVE_CU_3__SGPR_MASK 0xf0 #define SPI_RESOURCE_RESERVE_CU_3__SGPR__SHIFT 0x4 #define SPI_RESOURCE_RESERVE_CU_3__LDS_MASK 0xf00 #define SPI_RESOURCE_RESERVE_CU_3__LDS__SHIFT 0x8 #define SPI_RESOURCE_RESERVE_CU_3__WAVES_MASK 0x7000 #define SPI_RESOURCE_RESERVE_CU_3__WAVES__SHIFT 0xc #define SPI_RESOURCE_RESERVE_CU_3__BARRIERS_MASK 0x78000 #define SPI_RESOURCE_RESERVE_CU_3__BARRIERS__SHIFT 0xf #define SPI_RESOURCE_RESERVE_CU_4__VGPR_MASK 0xf #define SPI_RESOURCE_RESERVE_CU_4__VGPR__SHIFT 0x0 #define SPI_RESOURCE_RESERVE_CU_4__SGPR_MASK 0xf0 #define SPI_RESOURCE_RESERVE_CU_4__SGPR__SHIFT 0x4 #define SPI_RESOURCE_RESERVE_CU_4__LDS_MASK 0xf00 #define SPI_RESOURCE_RESERVE_CU_4__LDS__SHIFT 0x8 #define SPI_RESOURCE_RESERVE_CU_4__WAVES_MASK 0x7000 #define SPI_RESOURCE_RESERVE_CU_4__WAVES__SHIFT 0xc #define SPI_RESOURCE_RESERVE_CU_4__BARRIERS_MASK 0x78000 #define SPI_RESOURCE_RESERVE_CU_4__BARRIERS__SHIFT 0xf #define SPI_RESOURCE_RESERVE_CU_5__VGPR_MASK 0xf #define SPI_RESOURCE_RESERVE_CU_5__VGPR__SHIFT 0x0 #define SPI_RESOURCE_RESERVE_CU_5__SGPR_MASK 0xf0 #define SPI_RESOURCE_RESERVE_CU_5__SGPR__SHIFT 0x4 #define SPI_RESOURCE_RESERVE_CU_5__LDS_MASK 0xf00 #define SPI_RESOURCE_RESERVE_CU_5__LDS__SHIFT 0x8 #define SPI_RESOURCE_RESERVE_CU_5__WAVES_MASK 0x7000 #define SPI_RESOURCE_RESERVE_CU_5__WAVES__SHIFT 0xc #define SPI_RESOURCE_RESERVE_CU_5__BARRIERS_MASK 0x78000 #define SPI_RESOURCE_RESERVE_CU_5__BARRIERS__SHIFT 0xf #define SPI_RESOURCE_RESERVE_CU_6__VGPR_MASK 0xf #define SPI_RESOURCE_RESERVE_CU_6__VGPR__SHIFT 0x0 #define SPI_RESOURCE_RESERVE_CU_6__SGPR_MASK 0xf0 #define SPI_RESOURCE_RESERVE_CU_6__SGPR__SHIFT 0x4 #define SPI_RESOURCE_RESERVE_CU_6__LDS_MASK 0xf00 #define SPI_RESOURCE_RESERVE_CU_6__LDS__SHIFT 0x8 #define SPI_RESOURCE_RESERVE_CU_6__WAVES_MASK 0x7000 #define SPI_RESOURCE_RESERVE_CU_6__WAVES__SHIFT 0xc #define SPI_RESOURCE_RESERVE_CU_6__BARRIERS_MASK 0x78000 #define SPI_RESOURCE_RESERVE_CU_6__BARRIERS__SHIFT 0xf #define SPI_RESOURCE_RESERVE_CU_7__VGPR_MASK 0xf #define SPI_RESOURCE_RESERVE_CU_7__VGPR__SHIFT 0x0 #define SPI_RESOURCE_RESERVE_CU_7__SGPR_MASK 0xf0 #define SPI_RESOURCE_RESERVE_CU_7__SGPR__SHIFT 0x4 #define SPI_RESOURCE_RESERVE_CU_7__LDS_MASK 0xf00 #define SPI_RESOURCE_RESERVE_CU_7__LDS__SHIFT 0x8 #define SPI_RESOURCE_RESERVE_CU_7__WAVES_MASK 0x7000 #define SPI_RESOURCE_RESERVE_CU_7__WAVES__SHIFT 0xc #define SPI_RESOURCE_RESERVE_CU_7__BARRIERS_MASK 0x78000 #define SPI_RESOURCE_RESERVE_CU_7__BARRIERS__SHIFT 0xf #define SPI_RESOURCE_RESERVE_CU_8__VGPR_MASK 0xf #define SPI_RESOURCE_RESERVE_CU_8__VGPR__SHIFT 0x0 #define SPI_RESOURCE_RESERVE_CU_8__SGPR_MASK 0xf0 #define SPI_RESOURCE_RESERVE_CU_8__SGPR__SHIFT 0x4 #define SPI_RESOURCE_RESERVE_CU_8__LDS_MASK 0xf00 #define SPI_RESOURCE_RESERVE_CU_8__LDS__SHIFT 0x8 #define SPI_RESOURCE_RESERVE_CU_8__WAVES_MASK 0x7000 #define SPI_RESOURCE_RESERVE_CU_8__WAVES__SHIFT 0xc #define SPI_RESOURCE_RESERVE_CU_8__BARRIERS_MASK 0x78000 #define SPI_RESOURCE_RESERVE_CU_8__BARRIERS__SHIFT 0xf #define SPI_RESOURCE_RESERVE_CU_9__VGPR_MASK 0xf #define SPI_RESOURCE_RESERVE_CU_9__VGPR__SHIFT 0x0 #define SPI_RESOURCE_RESERVE_CU_9__SGPR_MASK 0xf0 #define SPI_RESOURCE_RESERVE_CU_9__SGPR__SHIFT 0x4 #define SPI_RESOURCE_RESERVE_CU_9__LDS_MASK 0xf00 #define SPI_RESOURCE_RESERVE_CU_9__LDS__SHIFT 0x8 #define SPI_RESOURCE_RESERVE_CU_9__WAVES_MASK 0x7000 #define SPI_RESOURCE_RESERVE_CU_9__WAVES__SHIFT 0xc #define SPI_RESOURCE_RESERVE_CU_9__BARRIERS_MASK 0x78000 #define SPI_RESOURCE_RESERVE_CU_9__BARRIERS__SHIFT 0xf #define SPI_RESOURCE_RESERVE_CU_10__VGPR_MASK 0xf #define SPI_RESOURCE_RESERVE_CU_10__VGPR__SHIFT 0x0 #define SPI_RESOURCE_RESERVE_CU_10__SGPR_MASK 0xf0 #define SPI_RESOURCE_RESERVE_CU_10__SGPR__SHIFT 0x4 #define SPI_RESOURCE_RESERVE_CU_10__LDS_MASK 0xf00 #define SPI_RESOURCE_RESERVE_CU_10__LDS__SHIFT 0x8 #define SPI_RESOURCE_RESERVE_CU_10__WAVES_MASK 0x7000 #define SPI_RESOURCE_RESERVE_CU_10__WAVES__SHIFT 0xc #define SPI_RESOURCE_RESERVE_CU_10__BARRIERS_MASK 0x78000 #define SPI_RESOURCE_RESERVE_CU_10__BARRIERS__SHIFT 0xf #define SPI_RESOURCE_RESERVE_CU_11__VGPR_MASK 0xf #define SPI_RESOURCE_RESERVE_CU_11__VGPR__SHIFT 0x0 #define SPI_RESOURCE_RESERVE_CU_11__SGPR_MASK 0xf0 #define SPI_RESOURCE_RESERVE_CU_11__SGPR__SHIFT 0x4 #define SPI_RESOURCE_RESERVE_CU_11__LDS_MASK 0xf00 #define SPI_RESOURCE_RESERVE_CU_11__LDS__SHIFT 0x8 #define SPI_RESOURCE_RESERVE_CU_11__WAVES_MASK 0x7000 #define SPI_RESOURCE_RESERVE_CU_11__WAVES__SHIFT 0xc #define SPI_RESOURCE_RESERVE_CU_11__BARRIERS_MASK 0x78000 #define SPI_RESOURCE_RESERVE_CU_11__BARRIERS__SHIFT 0xf #define SPI_RESOURCE_RESERVE_CU_12__VGPR_MASK 0xf #define SPI_RESOURCE_RESERVE_CU_12__VGPR__SHIFT 0x0 #define SPI_RESOURCE_RESERVE_CU_12__SGPR_MASK 0xf0 #define SPI_RESOURCE_RESERVE_CU_12__SGPR__SHIFT 0x4 #define SPI_RESOURCE_RESERVE_CU_12__LDS_MASK 0xf00 #define SPI_RESOURCE_RESERVE_CU_12__LDS__SHIFT 0x8 #define SPI_RESOURCE_RESERVE_CU_12__WAVES_MASK 0x7000 #define SPI_RESOURCE_RESERVE_CU_12__WAVES__SHIFT 0xc #define SPI_RESOURCE_RESERVE_CU_12__BARRIERS_MASK 0x78000 #define SPI_RESOURCE_RESERVE_CU_12__BARRIERS__SHIFT 0xf #define SPI_RESOURCE_RESERVE_CU_13__VGPR_MASK 0xf #define SPI_RESOURCE_RESERVE_CU_13__VGPR__SHIFT 0x0 #define SPI_RESOURCE_RESERVE_CU_13__SGPR_MASK 0xf0 #define SPI_RESOURCE_RESERVE_CU_13__SGPR__SHIFT 0x4 #define SPI_RESOURCE_RESERVE_CU_13__LDS_MASK 0xf00 #define SPI_RESOURCE_RESERVE_CU_13__LDS__SHIFT 0x8 #define SPI_RESOURCE_RESERVE_CU_13__WAVES_MASK 0x7000 #define SPI_RESOURCE_RESERVE_CU_13__WAVES__SHIFT 0xc #define SPI_RESOURCE_RESERVE_CU_13__BARRIERS_MASK 0x78000 #define SPI_RESOURCE_RESERVE_CU_13__BARRIERS__SHIFT 0xf #define SPI_RESOURCE_RESERVE_CU_14__VGPR_MASK 0xf #define SPI_RESOURCE_RESERVE_CU_14__VGPR__SHIFT 0x0 #define SPI_RESOURCE_RESERVE_CU_14__SGPR_MASK 0xf0 #define SPI_RESOURCE_RESERVE_CU_14__SGPR__SHIFT 0x4 #define SPI_RESOURCE_RESERVE_CU_14__LDS_MASK 0xf00 #define SPI_RESOURCE_RESERVE_CU_14__LDS__SHIFT 0x8 #define SPI_RESOURCE_RESERVE_CU_14__WAVES_MASK 0x7000 #define SPI_RESOURCE_RESERVE_CU_14__WAVES__SHIFT 0xc #define SPI_RESOURCE_RESERVE_CU_14__BARRIERS_MASK 0x78000 #define SPI_RESOURCE_RESERVE_CU_14__BARRIERS__SHIFT 0xf #define SPI_RESOURCE_RESERVE_CU_15__VGPR_MASK 0xf #define SPI_RESOURCE_RESERVE_CU_15__VGPR__SHIFT 0x0 #define SPI_RESOURCE_RESERVE_CU_15__SGPR_MASK 0xf0 #define SPI_RESOURCE_RESERVE_CU_15__SGPR__SHIFT 0x4 #define SPI_RESOURCE_RESERVE_CU_15__LDS_MASK 0xf00 #define SPI_RESOURCE_RESERVE_CU_15__LDS__SHIFT 0x8 #define SPI_RESOURCE_RESERVE_CU_15__WAVES_MASK 0x7000 #define SPI_RESOURCE_RESERVE_CU_15__WAVES__SHIFT 0xc #define SPI_RESOURCE_RESERVE_CU_15__BARRIERS_MASK 0x78000 #define SPI_RESOURCE_RESERVE_CU_15__BARRIERS__SHIFT 0xf #define SPI_RESOURCE_RESERVE_EN_CU_0__EN_MASK 0x1 #define SPI_RESOURCE_RESERVE_EN_CU_0__EN__SHIFT 0x0 #define SPI_RESOURCE_RESERVE_EN_CU_0__TYPE_MASK_MASK 0xfffe #define SPI_RESOURCE_RESERVE_EN_CU_0__TYPE_MASK__SHIFT 0x1 #define SPI_RESOURCE_RESERVE_EN_CU_0__QUEUE_MASK_MASK 0xff0000 #define SPI_RESOURCE_RESERVE_EN_CU_0__QUEUE_MASK__SHIFT 0x10 #define SPI_RESOURCE_RESERVE_EN_CU_0__RESERVE_SPACE_ONLY_MASK 0x1000000 #define SPI_RESOURCE_RESERVE_EN_CU_0__RESERVE_SPACE_ONLY__SHIFT 0x18 #define SPI_RESOURCE_RESERVE_EN_CU_1__EN_MASK 0x1 #define SPI_RESOURCE_RESERVE_EN_CU_1__EN__SHIFT 0x0 #define SPI_RESOURCE_RESERVE_EN_CU_1__TYPE_MASK_MASK 0xfffe #define SPI_RESOURCE_RESERVE_EN_CU_1__TYPE_MASK__SHIFT 0x1 #define SPI_RESOURCE_RESERVE_EN_CU_1__QUEUE_MASK_MASK 0xff0000 #define SPI_RESOURCE_RESERVE_EN_CU_1__QUEUE_MASK__SHIFT 0x10 #define SPI_RESOURCE_RESERVE_EN_CU_1__RESERVE_SPACE_ONLY_MASK 0x1000000 #define SPI_RESOURCE_RESERVE_EN_CU_1__RESERVE_SPACE_ONLY__SHIFT 0x18 #define SPI_RESOURCE_RESERVE_EN_CU_2__EN_MASK 0x1 #define SPI_RESOURCE_RESERVE_EN_CU_2__EN__SHIFT 0x0 #define SPI_RESOURCE_RESERVE_EN_CU_2__TYPE_MASK_MASK 0xfffe #define SPI_RESOURCE_RESERVE_EN_CU_2__TYPE_MASK__SHIFT 0x1 #define SPI_RESOURCE_RESERVE_EN_CU_2__QUEUE_MASK_MASK 0xff0000 #define SPI_RESOURCE_RESERVE_EN_CU_2__QUEUE_MASK__SHIFT 0x10 #define SPI_RESOURCE_RESERVE_EN_CU_2__RESERVE_SPACE_ONLY_MASK 0x1000000 #define SPI_RESOURCE_RESERVE_EN_CU_2__RESERVE_SPACE_ONLY__SHIFT 0x18 #define SPI_RESOURCE_RESERVE_EN_CU_3__EN_MASK 0x1 #define SPI_RESOURCE_RESERVE_EN_CU_3__EN__SHIFT 0x0 #define SPI_RESOURCE_RESERVE_EN_CU_3__TYPE_MASK_MASK 0xfffe #define SPI_RESOURCE_RESERVE_EN_CU_3__TYPE_MASK__SHIFT 0x1 #define SPI_RESOURCE_RESERVE_EN_CU_3__QUEUE_MASK_MASK 0xff0000 #define SPI_RESOURCE_RESERVE_EN_CU_3__QUEUE_MASK__SHIFT 0x10 #define SPI_RESOURCE_RESERVE_EN_CU_3__RESERVE_SPACE_ONLY_MASK 0x1000000 #define SPI_RESOURCE_RESERVE_EN_CU_3__RESERVE_SPACE_ONLY__SHIFT 0x18 #define SPI_RESOURCE_RESERVE_EN_CU_4__EN_MASK 0x1 #define SPI_RESOURCE_RESERVE_EN_CU_4__EN__SHIFT 0x0 #define SPI_RESOURCE_RESERVE_EN_CU_4__TYPE_MASK_MASK 0xfffe #define SPI_RESOURCE_RESERVE_EN_CU_4__TYPE_MASK__SHIFT 0x1 #define SPI_RESOURCE_RESERVE_EN_CU_4__QUEUE_MASK_MASK 0xff0000 #define SPI_RESOURCE_RESERVE_EN_CU_4__QUEUE_MASK__SHIFT 0x10 #define SPI_RESOURCE_RESERVE_EN_CU_4__RESERVE_SPACE_ONLY_MASK 0x1000000 #define SPI_RESOURCE_RESERVE_EN_CU_4__RESERVE_SPACE_ONLY__SHIFT 0x18 #define SPI_RESOURCE_RESERVE_EN_CU_5__EN_MASK 0x1 #define SPI_RESOURCE_RESERVE_EN_CU_5__EN__SHIFT 0x0 #define SPI_RESOURCE_RESERVE_EN_CU_5__TYPE_MASK_MASK 0xfffe #define SPI_RESOURCE_RESERVE_EN_CU_5__TYPE_MASK__SHIFT 0x1 #define SPI_RESOURCE_RESERVE_EN_CU_5__QUEUE_MASK_MASK 0xff0000 #define SPI_RESOURCE_RESERVE_EN_CU_5__QUEUE_MASK__SHIFT 0x10 #define SPI_RESOURCE_RESERVE_EN_CU_5__RESERVE_SPACE_ONLY_MASK 0x1000000 #define SPI_RESOURCE_RESERVE_EN_CU_5__RESERVE_SPACE_ONLY__SHIFT 0x18 #define SPI_RESOURCE_RESERVE_EN_CU_6__EN_MASK 0x1 #define SPI_RESOURCE_RESERVE_EN_CU_6__EN__SHIFT 0x0 #define SPI_RESOURCE_RESERVE_EN_CU_6__TYPE_MASK_MASK 0xfffe #define SPI_RESOURCE_RESERVE_EN_CU_6__TYPE_MASK__SHIFT 0x1 #define SPI_RESOURCE_RESERVE_EN_CU_6__QUEUE_MASK_MASK 0xff0000 #define SPI_RESOURCE_RESERVE_EN_CU_6__QUEUE_MASK__SHIFT 0x10 #define SPI_RESOURCE_RESERVE_EN_CU_6__RESERVE_SPACE_ONLY_MASK 0x1000000 #define SPI_RESOURCE_RESERVE_EN_CU_6__RESERVE_SPACE_ONLY__SHIFT 0x18 #define SPI_RESOURCE_RESERVE_EN_CU_7__EN_MASK 0x1 #define SPI_RESOURCE_RESERVE_EN_CU_7__EN__SHIFT 0x0 #define SPI_RESOURCE_RESERVE_EN_CU_7__TYPE_MASK_MASK 0xfffe #define SPI_RESOURCE_RESERVE_EN_CU_7__TYPE_MASK__SHIFT 0x1 #define SPI_RESOURCE_RESERVE_EN_CU_7__QUEUE_MASK_MASK 0xff0000 #define SPI_RESOURCE_RESERVE_EN_CU_7__QUEUE_MASK__SHIFT 0x10 #define SPI_RESOURCE_RESERVE_EN_CU_7__RESERVE_SPACE_ONLY_MASK 0x1000000 #define SPI_RESOURCE_RESERVE_EN_CU_7__RESERVE_SPACE_ONLY__SHIFT 0x18 #define SPI_RESOURCE_RESERVE_EN_CU_8__EN_MASK 0x1 #define SPI_RESOURCE_RESERVE_EN_CU_8__EN__SHIFT 0x0 #define SPI_RESOURCE_RESERVE_EN_CU_8__TYPE_MASK_MASK 0xfffe #define SPI_RESOURCE_RESERVE_EN_CU_8__TYPE_MASK__SHIFT 0x1 #define SPI_RESOURCE_RESERVE_EN_CU_8__QUEUE_MASK_MASK 0xff0000 #define SPI_RESOURCE_RESERVE_EN_CU_8__QUEUE_MASK__SHIFT 0x10 #define SPI_RESOURCE_RESERVE_EN_CU_8__RESERVE_SPACE_ONLY_MASK 0x1000000 #define SPI_RESOURCE_RESERVE_EN_CU_8__RESERVE_SPACE_ONLY__SHIFT 0x18 #define SPI_RESOURCE_RESERVE_EN_CU_9__EN_MASK 0x1 #define SPI_RESOURCE_RESERVE_EN_CU_9__EN__SHIFT 0x0 #define SPI_RESOURCE_RESERVE_EN_CU_9__TYPE_MASK_MASK 0xfffe #define SPI_RESOURCE_RESERVE_EN_CU_9__TYPE_MASK__SHIFT 0x1 #define SPI_RESOURCE_RESERVE_EN_CU_9__QUEUE_MASK_MASK 0xff0000 #define SPI_RESOURCE_RESERVE_EN_CU_9__QUEUE_MASK__SHIFT 0x10 #define SPI_RESOURCE_RESERVE_EN_CU_9__RESERVE_SPACE_ONLY_MASK 0x1000000 #define SPI_RESOURCE_RESERVE_EN_CU_9__RESERVE_SPACE_ONLY__SHIFT 0x18 #define SPI_RESOURCE_RESERVE_EN_CU_10__EN_MASK 0x1 #define SPI_RESOURCE_RESERVE_EN_CU_10__EN__SHIFT 0x0 #define SPI_RESOURCE_RESERVE_EN_CU_10__TYPE_MASK_MASK 0xfffe #define SPI_RESOURCE_RESERVE_EN_CU_10__TYPE_MASK__SHIFT 0x1 #define SPI_RESOURCE_RESERVE_EN_CU_10__QUEUE_MASK_MASK 0xff0000 #define SPI_RESOURCE_RESERVE_EN_CU_10__QUEUE_MASK__SHIFT 0x10 #define SPI_RESOURCE_RESERVE_EN_CU_10__RESERVE_SPACE_ONLY_MASK 0x1000000 #define SPI_RESOURCE_RESERVE_EN_CU_10__RESERVE_SPACE_ONLY__SHIFT 0x18 #define SPI_RESOURCE_RESERVE_EN_CU_11__EN_MASK 0x1 #define SPI_RESOURCE_RESERVE_EN_CU_11__EN__SHIFT 0x0 #define SPI_RESOURCE_RESERVE_EN_CU_11__TYPE_MASK_MASK 0xfffe #define SPI_RESOURCE_RESERVE_EN_CU_11__TYPE_MASK__SHIFT 0x1 #define SPI_RESOURCE_RESERVE_EN_CU_11__QUEUE_MASK_MASK 0xff0000 #define SPI_RESOURCE_RESERVE_EN_CU_11__QUEUE_MASK__SHIFT 0x10 #define SPI_RESOURCE_RESERVE_EN_CU_11__RESERVE_SPACE_ONLY_MASK 0x1000000 #define SPI_RESOURCE_RESERVE_EN_CU_11__RESERVE_SPACE_ONLY__SHIFT 0x18 #define SPI_RESOURCE_RESERVE_EN_CU_12__EN_MASK 0x1 #define SPI_RESOURCE_RESERVE_EN_CU_12__EN__SHIFT 0x0 #define SPI_RESOURCE_RESERVE_EN_CU_12__TYPE_MASK_MASK 0xfffe #define SPI_RESOURCE_RESERVE_EN_CU_12__TYPE_MASK__SHIFT 0x1 #define SPI_RESOURCE_RESERVE_EN_CU_12__QUEUE_MASK_MASK 0xff0000 #define SPI_RESOURCE_RESERVE_EN_CU_12__QUEUE_MASK__SHIFT 0x10 #define SPI_RESOURCE_RESERVE_EN_CU_12__RESERVE_SPACE_ONLY_MASK 0x1000000 #define SPI_RESOURCE_RESERVE_EN_CU_12__RESERVE_SPACE_ONLY__SHIFT 0x18 #define SPI_RESOURCE_RESERVE_EN_CU_13__EN_MASK 0x1 #define SPI_RESOURCE_RESERVE_EN_CU_13__EN__SHIFT 0x0 #define SPI_RESOURCE_RESERVE_EN_CU_13__TYPE_MASK_MASK 0xfffe #define SPI_RESOURCE_RESERVE_EN_CU_13__TYPE_MASK__SHIFT 0x1 #define SPI_RESOURCE_RESERVE_EN_CU_13__QUEUE_MASK_MASK 0xff0000 #define SPI_RESOURCE_RESERVE_EN_CU_13__QUEUE_MASK__SHIFT 0x10 #define SPI_RESOURCE_RESERVE_EN_CU_13__RESERVE_SPACE_ONLY_MASK 0x1000000 #define SPI_RESOURCE_RESERVE_EN_CU_13__RESERVE_SPACE_ONLY__SHIFT 0x18 #define SPI_RESOURCE_RESERVE_EN_CU_14__EN_MASK 0x1 #define SPI_RESOURCE_RESERVE_EN_CU_14__EN__SHIFT 0x0 #define SPI_RESOURCE_RESERVE_EN_CU_14__TYPE_MASK_MASK 0xfffe #define SPI_RESOURCE_RESERVE_EN_CU_14__TYPE_MASK__SHIFT 0x1 #define SPI_RESOURCE_RESERVE_EN_CU_14__QUEUE_MASK_MASK 0xff0000 #define SPI_RESOURCE_RESERVE_EN_CU_14__QUEUE_MASK__SHIFT 0x10 #define SPI_RESOURCE_RESERVE_EN_CU_14__RESERVE_SPACE_ONLY_MASK 0x1000000 #define SPI_RESOURCE_RESERVE_EN_CU_14__RESERVE_SPACE_ONLY__SHIFT 0x18 #define SPI_RESOURCE_RESERVE_EN_CU_15__EN_MASK 0x1 #define SPI_RESOURCE_RESERVE_EN_CU_15__EN__SHIFT 0x0 #define SPI_RESOURCE_RESERVE_EN_CU_15__TYPE_MASK_MASK 0xfffe #define SPI_RESOURCE_RESERVE_EN_CU_15__TYPE_MASK__SHIFT 0x1 #define SPI_RESOURCE_RESERVE_EN_CU_15__QUEUE_MASK_MASK 0xff0000 #define SPI_RESOURCE_RESERVE_EN_CU_15__QUEUE_MASK__SHIFT 0x10 #define SPI_RESOURCE_RESERVE_EN_CU_15__RESERVE_SPACE_ONLY_MASK 0x1000000 #define SPI_RESOURCE_RESERVE_EN_CU_15__RESERVE_SPACE_ONLY__SHIFT 0x18 #define SPI_COMPUTE_WF_CTX_SAVE__INITIATE_MASK 0x1 #define SPI_COMPUTE_WF_CTX_SAVE__INITIATE__SHIFT 0x0 #define SPI_COMPUTE_WF_CTX_SAVE__GDS_INTERRUPT_EN_MASK 0x2 #define SPI_COMPUTE_WF_CTX_SAVE__GDS_INTERRUPT_EN__SHIFT 0x1 #define SPI_COMPUTE_WF_CTX_SAVE__DONE_INTERRUPT_EN_MASK 0x4 #define SPI_COMPUTE_WF_CTX_SAVE__DONE_INTERRUPT_EN__SHIFT 0x2 #define SPI_COMPUTE_WF_CTX_SAVE__GDS_REQ_BUSY_MASK 0x40000000 #define SPI_COMPUTE_WF_CTX_SAVE__GDS_REQ_BUSY__SHIFT 0x1e #define SPI_COMPUTE_WF_CTX_SAVE__SAVE_BUSY_MASK 0x80000000 #define SPI_COMPUTE_WF_CTX_SAVE__SAVE_BUSY__SHIFT 0x1f #define SPI_PS_MAX_WAVE_ID__MAX_WAVE_ID_MASK 0xfff #define SPI_PS_MAX_WAVE_ID__MAX_WAVE_ID__SHIFT 0x0 #define SPI_START_PHASE__VGPR_START_PHASE_MASK 0x3 #define SPI_START_PHASE__VGPR_START_PHASE__SHIFT 0x0 #define SPI_START_PHASE__SGPR_START_PHASE_MASK 0xc #define SPI_START_PHASE__SGPR_START_PHASE__SHIFT 0x2 #define SPI_START_PHASE__WAVE_START_PHASE_MASK 0x30 #define SPI_START_PHASE__WAVE_START_PHASE__SHIFT 0x4 #define SPI_GFX_CNTL__RESET_COUNTS_MASK 0x1 #define SPI_GFX_CNTL__RESET_COUNTS__SHIFT 0x0 #define SPI_CONFIG_CNTL__GPR_WRITE_PRIORITY_MASK 0x1fffff #define SPI_CONFIG_CNTL__GPR_WRITE_PRIORITY__SHIFT 0x0 #define SPI_CONFIG_CNTL__EXP_PRIORITY_ORDER_MASK 0xe00000 #define SPI_CONFIG_CNTL__EXP_PRIORITY_ORDER__SHIFT 0x15 #define SPI_CONFIG_CNTL__ENABLE_SQG_TOP_EVENTS_MASK 0x1000000 #define SPI_CONFIG_CNTL__ENABLE_SQG_TOP_EVENTS__SHIFT 0x18 #define SPI_CONFIG_CNTL__ENABLE_SQG_BOP_EVENTS_MASK 0x2000000 #define SPI_CONFIG_CNTL__ENABLE_SQG_BOP_EVENTS__SHIFT 0x19 #define SPI_CONFIG_CNTL__RSRC_MGMT_RESET_MASK 0x4000000 #define SPI_CONFIG_CNTL__RSRC_MGMT_RESET__SHIFT 0x1a #define SPI_CONFIG_CNTL__TTRACE_STALL_ALL_MASK 0x8000000 #define SPI_CONFIG_CNTL__TTRACE_STALL_ALL__SHIFT 0x1b #define SPI_DEBUG_CNTL__DEBUG_GRBM_OVERRIDE_MASK 0x1 #define SPI_DEBUG_CNTL__DEBUG_GRBM_OVERRIDE__SHIFT 0x0 #define SPI_DEBUG_CNTL__DEBUG_THREAD_TYPE_SEL_MASK 0xe #define SPI_DEBUG_CNTL__DEBUG_THREAD_TYPE_SEL__SHIFT 0x1 #define SPI_DEBUG_CNTL__DEBUG_GROUP_SEL_MASK 0x3f0 #define SPI_DEBUG_CNTL__DEBUG_GROUP_SEL__SHIFT 0x4 #define SPI_DEBUG_CNTL__DEBUG_SIMD_SEL_MASK 0xfc00 #define SPI_DEBUG_CNTL__DEBUG_SIMD_SEL__SHIFT 0xa #define SPI_DEBUG_CNTL__DEBUG_SH_SEL_MASK 0x10000 #define SPI_DEBUG_CNTL__DEBUG_SH_SEL__SHIFT 0x10 #define SPI_DEBUG_CNTL__SPI_ECO_SPARE_0_MASK 0x20000 #define SPI_DEBUG_CNTL__SPI_ECO_SPARE_0__SHIFT 0x11 #define SPI_DEBUG_CNTL__SPI_ECO_SPARE_1_MASK 0x40000 #define SPI_DEBUG_CNTL__SPI_ECO_SPARE_1__SHIFT 0x12 #define SPI_DEBUG_CNTL__SPI_ECO_SPARE_2_MASK 0x80000 #define SPI_DEBUG_CNTL__SPI_ECO_SPARE_2__SHIFT 0x13 #define SPI_DEBUG_CNTL__SPI_ECO_SPARE_3_MASK 0x100000 #define SPI_DEBUG_CNTL__SPI_ECO_SPARE_3__SHIFT 0x14 #define SPI_DEBUG_CNTL__SPI_ECO_SPARE_4_MASK 0x200000 #define SPI_DEBUG_CNTL__SPI_ECO_SPARE_4__SHIFT 0x15 #define SPI_DEBUG_CNTL__SPI_ECO_SPARE_5_MASK 0x400000 #define SPI_DEBUG_CNTL__SPI_ECO_SPARE_5__SHIFT 0x16 #define SPI_DEBUG_CNTL__SPI_ECO_SPARE_6_MASK 0x800000 #define SPI_DEBUG_CNTL__SPI_ECO_SPARE_6__SHIFT 0x17 #define SPI_DEBUG_CNTL__SPI_ECO_SPARE_7_MASK 0x1000000 #define SPI_DEBUG_CNTL__SPI_ECO_SPARE_7__SHIFT 0x18 #define SPI_DEBUG_CNTL__DEBUG_PIPE_SEL_MASK 0xe000000 #define SPI_DEBUG_CNTL__DEBUG_PIPE_SEL__SHIFT 0x19 #define SPI_DEBUG_CNTL__DEBUG_REG_EN_MASK 0x80000000 #define SPI_DEBUG_CNTL__DEBUG_REG_EN__SHIFT 0x1f #define SPI_DEBUG_READ__DATA_MASK 0xffffff #define SPI_DEBUG_READ__DATA__SHIFT 0x0 #define SPI_DSM_CNTL__Sel_DSM_SPI_Irritator_data0_MASK 0x1 #define SPI_DSM_CNTL__Sel_DSM_SPI_Irritator_data0__SHIFT 0x0 #define SPI_DSM_CNTL__Sel_DSM_SPI_Irritator_data1_MASK 0x2 #define SPI_DSM_CNTL__Sel_DSM_SPI_Irritator_data1__SHIFT 0x1 #define SPI_DSM_CNTL__SPI_Enable_Single_Write_MASK 0x4 #define SPI_DSM_CNTL__SPI_Enable_Single_Write__SHIFT 0x2 #define SPI_DSM_CNTL__UNUSED_MASK 0xfffffff8 #define SPI_DSM_CNTL__UNUSED__SHIFT 0x3 #define SPI_EDC_CNT__SED_MASK 0xff #define SPI_EDC_CNT__SED__SHIFT 0x0 #define SPI_PERFCOUNTER0_SELECT__PERF_SEL_MASK 0x3ff #define SPI_PERFCOUNTER0_SELECT__PERF_SEL__SHIFT 0x0 #define SPI_PERFCOUNTER0_SELECT__PERF_SEL1_MASK 0xffc00 #define SPI_PERFCOUNTER0_SELECT__PERF_SEL1__SHIFT 0xa #define SPI_PERFCOUNTER0_SELECT__CNTR_MODE_MASK 0xf00000 #define SPI_PERFCOUNTER0_SELECT__CNTR_MODE__SHIFT 0x14 #define SPI_PERFCOUNTER1_SELECT__PERF_SEL_MASK 0x3ff #define SPI_PERFCOUNTER1_SELECT__PERF_SEL__SHIFT 0x0 #define SPI_PERFCOUNTER1_SELECT__PERF_SEL1_MASK 0xffc00 #define SPI_PERFCOUNTER1_SELECT__PERF_SEL1__SHIFT 0xa #define SPI_PERFCOUNTER1_SELECT__CNTR_MODE_MASK 0xf00000 #define SPI_PERFCOUNTER1_SELECT__CNTR_MODE__SHIFT 0x14 #define SPI_PERFCOUNTER2_SELECT__PERF_SEL_MASK 0x3ff #define SPI_PERFCOUNTER2_SELECT__PERF_SEL__SHIFT 0x0 #define SPI_PERFCOUNTER2_SELECT__PERF_SEL1_MASK 0xffc00 #define SPI_PERFCOUNTER2_SELECT__PERF_SEL1__SHIFT 0xa #define SPI_PERFCOUNTER2_SELECT__CNTR_MODE_MASK 0xf00000 #define SPI_PERFCOUNTER2_SELECT__CNTR_MODE__SHIFT 0x14 #define SPI_PERFCOUNTER3_SELECT__PERF_SEL_MASK 0x3ff #define SPI_PERFCOUNTER3_SELECT__PERF_SEL__SHIFT 0x0 #define SPI_PERFCOUNTER3_SELECT__PERF_SEL1_MASK 0xffc00 #define SPI_PERFCOUNTER3_SELECT__PERF_SEL1__SHIFT 0xa #define SPI_PERFCOUNTER3_SELECT__CNTR_MODE_MASK 0xf00000 #define SPI_PERFCOUNTER3_SELECT__CNTR_MODE__SHIFT 0x14 #define SPI_PERFCOUNTER0_SELECT1__PERF_SEL2_MASK 0x3ff #define SPI_PERFCOUNTER0_SELECT1__PERF_SEL2__SHIFT 0x0 #define SPI_PERFCOUNTER0_SELECT1__PERF_SEL3_MASK 0xffc00 #define SPI_PERFCOUNTER0_SELECT1__PERF_SEL3__SHIFT 0xa #define SPI_PERFCOUNTER1_SELECT1__PERF_SEL2_MASK 0x3ff #define SPI_PERFCOUNTER1_SELECT1__PERF_SEL2__SHIFT 0x0 #define SPI_PERFCOUNTER1_SELECT1__PERF_SEL3_MASK 0xffc00 #define SPI_PERFCOUNTER1_SELECT1__PERF_SEL3__SHIFT 0xa #define SPI_PERFCOUNTER2_SELECT1__PERF_SEL2_MASK 0x3ff #define SPI_PERFCOUNTER2_SELECT1__PERF_SEL2__SHIFT 0x0 #define SPI_PERFCOUNTER2_SELECT1__PERF_SEL3_MASK 0xffc00 #define SPI_PERFCOUNTER2_SELECT1__PERF_SEL3__SHIFT 0xa #define SPI_PERFCOUNTER3_SELECT1__PERF_SEL2_MASK 0x3ff #define SPI_PERFCOUNTER3_SELECT1__PERF_SEL2__SHIFT 0x0 #define SPI_PERFCOUNTER3_SELECT1__PERF_SEL3_MASK 0xffc00 #define SPI_PERFCOUNTER3_SELECT1__PERF_SEL3__SHIFT 0xa #define SPI_PERFCOUNTER4_SELECT__PERF_SEL_MASK 0xff #define SPI_PERFCOUNTER4_SELECT__PERF_SEL__SHIFT 0x0 #define SPI_PERFCOUNTER5_SELECT__PERF_SEL_MASK 0xff #define SPI_PERFCOUNTER5_SELECT__PERF_SEL__SHIFT 0x0 #define SPI_PERFCOUNTER_BINS__BIN0_MIN_MASK 0xf #define SPI_PERFCOUNTER_BINS__BIN0_MIN__SHIFT 0x0 #define SPI_PERFCOUNTER_BINS__BIN0_MAX_MASK 0xf0 #define SPI_PERFCOUNTER_BINS__BIN0_MAX__SHIFT 0x4 #define SPI_PERFCOUNTER_BINS__BIN1_MIN_MASK 0xf00 #define SPI_PERFCOUNTER_BINS__BIN1_MIN__SHIFT 0x8 #define SPI_PERFCOUNTER_BINS__BIN1_MAX_MASK 0xf000 #define SPI_PERFCOUNTER_BINS__BIN1_MAX__SHIFT 0xc #define SPI_PERFCOUNTER_BINS__BIN2_MIN_MASK 0xf0000 #define SPI_PERFCOUNTER_BINS__BIN2_MIN__SHIFT 0x10 #define SPI_PERFCOUNTER_BINS__BIN2_MAX_MASK 0xf00000 #define SPI_PERFCOUNTER_BINS__BIN2_MAX__SHIFT 0x14 #define SPI_PERFCOUNTER_BINS__BIN3_MIN_MASK 0xf000000 #define SPI_PERFCOUNTER_BINS__BIN3_MIN__SHIFT 0x18 #define SPI_PERFCOUNTER_BINS__BIN3_MAX_MASK 0xf0000000 #define SPI_PERFCOUNTER_BINS__BIN3_MAX__SHIFT 0x1c #define SPI_PERFCOUNTER0_HI__PERFCOUNTER_HI_MASK 0xffffffff #define SPI_PERFCOUNTER0_HI__PERFCOUNTER_HI__SHIFT 0x0 #define SPI_PERFCOUNTER0_LO__PERFCOUNTER_LO_MASK 0xffffffff #define SPI_PERFCOUNTER0_LO__PERFCOUNTER_LO__SHIFT 0x0 #define SPI_PERFCOUNTER1_HI__PERFCOUNTER_HI_MASK 0xffffffff #define SPI_PERFCOUNTER1_HI__PERFCOUNTER_HI__SHIFT 0x0 #define SPI_PERFCOUNTER1_LO__PERFCOUNTER_LO_MASK 0xffffffff #define SPI_PERFCOUNTER1_LO__PERFCOUNTER_LO__SHIFT 0x0 #define SPI_PERFCOUNTER2_HI__PERFCOUNTER_HI_MASK 0xffffffff #define SPI_PERFCOUNTER2_HI__PERFCOUNTER_HI__SHIFT 0x0 #define SPI_PERFCOUNTER2_LO__PERFCOUNTER_LO_MASK 0xffffffff #define SPI_PERFCOUNTER2_LO__PERFCOUNTER_LO__SHIFT 0x0 #define SPI_PERFCOUNTER3_HI__PERFCOUNTER_HI_MASK 0xffffffff #define SPI_PERFCOUNTER3_HI__PERFCOUNTER_HI__SHIFT 0x0 #define SPI_PERFCOUNTER3_LO__PERFCOUNTER_LO_MASK 0xffffffff #define SPI_PERFCOUNTER3_LO__PERFCOUNTER_LO__SHIFT 0x0 #define SPI_PERFCOUNTER4_HI__PERFCOUNTER_HI_MASK 0xffffffff #define SPI_PERFCOUNTER4_HI__PERFCOUNTER_HI__SHIFT 0x0 #define SPI_PERFCOUNTER4_LO__PERFCOUNTER_LO_MASK 0xffffffff #define SPI_PERFCOUNTER4_LO__PERFCOUNTER_LO__SHIFT 0x0 #define SPI_PERFCOUNTER5_HI__PERFCOUNTER_HI_MASK 0xffffffff #define SPI_PERFCOUNTER5_HI__PERFCOUNTER_HI__SHIFT 0x0 #define SPI_PERFCOUNTER5_LO__PERFCOUNTER_LO_MASK 0xffffffff #define SPI_PERFCOUNTER5_LO__PERFCOUNTER_LO__SHIFT 0x0 #define SPI_CONFIG_CNTL_1__VTX_DONE_DELAY_MASK 0xf #define SPI_CONFIG_CNTL_1__VTX_DONE_DELAY__SHIFT 0x0 #define SPI_CONFIG_CNTL_1__INTERP_ONE_PRIM_PER_ROW_MASK 0x10 #define SPI_CONFIG_CNTL_1__INTERP_ONE_PRIM_PER_ROW__SHIFT 0x4 #define SPI_CONFIG_CNTL_1__PC_LIMIT_ENABLE_MASK 0x40 #define SPI_CONFIG_CNTL_1__PC_LIMIT_ENABLE__SHIFT 0x6 #define SPI_CONFIG_CNTL_1__PC_LIMIT_STRICT_MASK 0x80 #define SPI_CONFIG_CNTL_1__PC_LIMIT_STRICT__SHIFT 0x7 #define SPI_CONFIG_CNTL_1__CRC_SIMD_ID_WADDR_DISABLE_MASK 0x100 #define SPI_CONFIG_CNTL_1__CRC_SIMD_ID_WADDR_DISABLE__SHIFT 0x8 #define SPI_CONFIG_CNTL_1__LBPW_CU_CHK_MODE_MASK 0x200 #define SPI_CONFIG_CNTL_1__LBPW_CU_CHK_MODE__SHIFT 0x9 #define SPI_CONFIG_CNTL_1__LBPW_CU_CHK_CNT_MASK 0x3c00 #define SPI_CONFIG_CNTL_1__LBPW_CU_CHK_CNT__SHIFT 0xa #define SPI_CONFIG_CNTL_1__PC_LIMIT_SIZE_MASK 0xffff0000 #define SPI_CONFIG_CNTL_1__PC_LIMIT_SIZE__SHIFT 0x10 #define SPI_DEBUG_BUSY__LS_BUSY_MASK 0x1 #define SPI_DEBUG_BUSY__LS_BUSY__SHIFT 0x0 #define SPI_DEBUG_BUSY__HS_BUSY_MASK 0x2 #define SPI_DEBUG_BUSY__HS_BUSY__SHIFT 0x1 #define SPI_DEBUG_BUSY__ES_BUSY_MASK 0x4 #define SPI_DEBUG_BUSY__ES_BUSY__SHIFT 0x2 #define SPI_DEBUG_BUSY__GS_BUSY_MASK 0x8 #define SPI_DEBUG_BUSY__GS_BUSY__SHIFT 0x3 #define SPI_DEBUG_BUSY__VS_BUSY_MASK 0x10 #define SPI_DEBUG_BUSY__VS_BUSY__SHIFT 0x4 #define SPI_DEBUG_BUSY__PS0_BUSY_MASK 0x20 #define SPI_DEBUG_BUSY__PS0_BUSY__SHIFT 0x5 #define SPI_DEBUG_BUSY__PS1_BUSY_MASK 0x40 #define SPI_DEBUG_BUSY__PS1_BUSY__SHIFT 0x6 #define SPI_DEBUG_BUSY__CSG_BUSY_MASK 0x80 #define SPI_DEBUG_BUSY__CSG_BUSY__SHIFT 0x7 #define SPI_DEBUG_BUSY__CS0_BUSY_MASK 0x100 #define SPI_DEBUG_BUSY__CS0_BUSY__SHIFT 0x8 #define SPI_DEBUG_BUSY__CS1_BUSY_MASK 0x200 #define SPI_DEBUG_BUSY__CS1_BUSY__SHIFT 0x9 #define SPI_DEBUG_BUSY__CS2_BUSY_MASK 0x400 #define SPI_DEBUG_BUSY__CS2_BUSY__SHIFT 0xa #define SPI_DEBUG_BUSY__CS3_BUSY_MASK 0x800 #define SPI_DEBUG_BUSY__CS3_BUSY__SHIFT 0xb #define SPI_DEBUG_BUSY__CS4_BUSY_MASK 0x1000 #define SPI_DEBUG_BUSY__CS4_BUSY__SHIFT 0xc #define SPI_DEBUG_BUSY__CS5_BUSY_MASK 0x2000 #define SPI_DEBUG_BUSY__CS5_BUSY__SHIFT 0xd #define SPI_DEBUG_BUSY__CS6_BUSY_MASK 0x4000 #define SPI_DEBUG_BUSY__CS6_BUSY__SHIFT 0xe #define SPI_DEBUG_BUSY__CS7_BUSY_MASK 0x8000 #define SPI_DEBUG_BUSY__CS7_BUSY__SHIFT 0xf #define SPI_DEBUG_BUSY__LDS_WR_CTL0_BUSY_MASK 0x10000 #define SPI_DEBUG_BUSY__LDS_WR_CTL0_BUSY__SHIFT 0x10 #define SPI_DEBUG_BUSY__LDS_WR_CTL1_BUSY_MASK 0x20000 #define SPI_DEBUG_BUSY__LDS_WR_CTL1_BUSY__SHIFT 0x11 #define SPI_DEBUG_BUSY__RSRC_ALLOC0_BUSY_MASK 0x40000 #define SPI_DEBUG_BUSY__RSRC_ALLOC0_BUSY__SHIFT 0x12 #define SPI_DEBUG_BUSY__RSRC_ALLOC1_BUSY_MASK 0x80000 #define SPI_DEBUG_BUSY__RSRC_ALLOC1_BUSY__SHIFT 0x13 #define SPI_DEBUG_BUSY__PC_DEALLOC_BUSY_MASK 0x100000 #define SPI_DEBUG_BUSY__PC_DEALLOC_BUSY__SHIFT 0x14 #define SPI_DEBUG_BUSY__EVENT_CLCTR_BUSY_MASK 0x200000 #define SPI_DEBUG_BUSY__EVENT_CLCTR_BUSY__SHIFT 0x15 #define SPI_DEBUG_BUSY__GRBM_BUSY_MASK 0x400000 #define SPI_DEBUG_BUSY__GRBM_BUSY__SHIFT 0x16 #define SPI_DEBUG_BUSY__SPIS_BUSY_MASK 0x800000 #define SPI_DEBUG_BUSY__SPIS_BUSY__SHIFT 0x17 #define SPI_CONFIG_CNTL_2__CONTEXT_SAVE_WAIT_GDS_REQUEST_CYCLE_OVHD_MASK 0xf #define SPI_CONFIG_CNTL_2__CONTEXT_SAVE_WAIT_GDS_REQUEST_CYCLE_OVHD__SHIFT 0x0 #define SPI_CONFIG_CNTL_2__CONTEXT_SAVE_WAIT_GDS_GRANT_CYCLE_OVHD_MASK 0xf0 #define SPI_CONFIG_CNTL_2__CONTEXT_SAVE_WAIT_GDS_GRANT_CYCLE_OVHD__SHIFT 0x4 #define CGTS_SM_CTRL_REG__ON_SEQ_DELAY_MASK 0xf #define CGTS_SM_CTRL_REG__ON_SEQ_DELAY__SHIFT 0x0 #define CGTS_SM_CTRL_REG__OFF_SEQ_DELAY_MASK 0xff0 #define CGTS_SM_CTRL_REG__OFF_SEQ_DELAY__SHIFT 0x4 #define CGTS_SM_CTRL_REG__MGCG_ENABLED_MASK 0x1000 #define CGTS_SM_CTRL_REG__MGCG_ENABLED__SHIFT 0xc #define CGTS_SM_CTRL_REG__BASE_MODE_MASK 0x10000 #define CGTS_SM_CTRL_REG__BASE_MODE__SHIFT 0x10 #define CGTS_SM_CTRL_REG__SM_MODE_MASK 0xe0000 #define CGTS_SM_CTRL_REG__SM_MODE__SHIFT 0x11 #define CGTS_SM_CTRL_REG__SM_MODE_ENABLE_MASK 0x100000 #define CGTS_SM_CTRL_REG__SM_MODE_ENABLE__SHIFT 0x14 #define CGTS_SM_CTRL_REG__OVERRIDE_MASK 0x200000 #define CGTS_SM_CTRL_REG__OVERRIDE__SHIFT 0x15 #define CGTS_SM_CTRL_REG__LS_OVERRIDE_MASK 0x400000 #define CGTS_SM_CTRL_REG__LS_OVERRIDE__SHIFT 0x16 #define CGTS_SM_CTRL_REG__ON_MONITOR_ADD_EN_MASK 0x800000 #define CGTS_SM_CTRL_REG__ON_MONITOR_ADD_EN__SHIFT 0x17 #define CGTS_SM_CTRL_REG__ON_MONITOR_ADD_MASK 0xff000000 #define CGTS_SM_CTRL_REG__ON_MONITOR_ADD__SHIFT 0x18 #define CGTS_RD_CTRL_REG__ROW_MUX_SEL_MASK 0x1f #define CGTS_RD_CTRL_REG__ROW_MUX_SEL__SHIFT 0x0 #define CGTS_RD_CTRL_REG__REG_MUX_SEL_MASK 0x1f00 #define CGTS_RD_CTRL_REG__REG_MUX_SEL__SHIFT 0x8 #define CGTS_RD_REG__READ_DATA_MASK 0x3fff #define CGTS_RD_REG__READ_DATA__SHIFT 0x0 #define CGTS_TCC_DISABLE__TCC_DISABLE_MASK 0xffff0000 #define CGTS_TCC_DISABLE__TCC_DISABLE__SHIFT 0x10 #define CGTS_USER_TCC_DISABLE__TCC_DISABLE_MASK 0xffff0000 #define CGTS_USER_TCC_DISABLE__TCC_DISABLE__SHIFT 0x10 #define CGTS_CU0_SP0_CTRL_REG__SP00_MASK 0x7f #define CGTS_CU0_SP0_CTRL_REG__SP00__SHIFT 0x0 #define CGTS_CU0_SP0_CTRL_REG__SP00_OVERRIDE_MASK 0x80 #define CGTS_CU0_SP0_CTRL_REG__SP00_OVERRIDE__SHIFT 0x7 #define CGTS_CU0_SP0_CTRL_REG__SP00_BUSY_OVERRIDE_MASK 0x300 #define CGTS_CU0_SP0_CTRL_REG__SP00_BUSY_OVERRIDE__SHIFT 0x8 #define CGTS_CU0_SP0_CTRL_REG__SP00_LS_OVERRIDE_MASK 0x400 #define CGTS_CU0_SP0_CTRL_REG__SP00_LS_OVERRIDE__SHIFT 0xa #define CGTS_CU0_SP0_CTRL_REG__SP00_SIMDBUSY_OVERRIDE_MASK 0x800 #define CGTS_CU0_SP0_CTRL_REG__SP00_SIMDBUSY_OVERRIDE__SHIFT 0xb #define CGTS_CU0_SP0_CTRL_REG__SP01_MASK 0x7f0000 #define CGTS_CU0_SP0_CTRL_REG__SP01__SHIFT 0x10 #define CGTS_CU0_SP0_CTRL_REG__SP01_OVERRIDE_MASK 0x800000 #define CGTS_CU0_SP0_CTRL_REG__SP01_OVERRIDE__SHIFT 0x17 #define CGTS_CU0_SP0_CTRL_REG__SP01_BUSY_OVERRIDE_MASK 0x3000000 #define CGTS_CU0_SP0_CTRL_REG__SP01_BUSY_OVERRIDE__SHIFT 0x18 #define CGTS_CU0_SP0_CTRL_REG__SP01_LS_OVERRIDE_MASK 0x4000000 #define CGTS_CU0_SP0_CTRL_REG__SP01_LS_OVERRIDE__SHIFT 0x1a #define CGTS_CU0_SP0_CTRL_REG__SP01_SIMDBUSY_OVERRIDE_MASK 0x8000000 #define CGTS_CU0_SP0_CTRL_REG__SP01_SIMDBUSY_OVERRIDE__SHIFT 0x1b #define CGTS_CU0_LDS_SQ_CTRL_REG__LDS_MASK 0x7f #define CGTS_CU0_LDS_SQ_CTRL_REG__LDS__SHIFT 0x0 #define CGTS_CU0_LDS_SQ_CTRL_REG__LDS_OVERRIDE_MASK 0x80 #define CGTS_CU0_LDS_SQ_CTRL_REG__LDS_OVERRIDE__SHIFT 0x7 #define CGTS_CU0_LDS_SQ_CTRL_REG__LDS_BUSY_OVERRIDE_MASK 0x300 #define CGTS_CU0_LDS_SQ_CTRL_REG__LDS_BUSY_OVERRIDE__SHIFT 0x8 #define CGTS_CU0_LDS_SQ_CTRL_REG__LDS_LS_OVERRIDE_MASK 0x400 #define CGTS_CU0_LDS_SQ_CTRL_REG__LDS_LS_OVERRIDE__SHIFT 0xa #define CGTS_CU0_LDS_SQ_CTRL_REG__LDS_SIMDBUSY_OVERRIDE_MASK 0x800 #define CGTS_CU0_LDS_SQ_CTRL_REG__LDS_SIMDBUSY_OVERRIDE__SHIFT 0xb #define CGTS_CU0_LDS_SQ_CTRL_REG__SQ_MASK 0x7f0000 #define CGTS_CU0_LDS_SQ_CTRL_REG__SQ__SHIFT 0x10 #define CGTS_CU0_LDS_SQ_CTRL_REG__SQ_OVERRIDE_MASK 0x800000 #define CGTS_CU0_LDS_SQ_CTRL_REG__SQ_OVERRIDE__SHIFT 0x17 #define CGTS_CU0_LDS_SQ_CTRL_REG__SQ_BUSY_OVERRIDE_MASK 0x3000000 #define CGTS_CU0_LDS_SQ_CTRL_REG__SQ_BUSY_OVERRIDE__SHIFT 0x18 #define CGTS_CU0_LDS_SQ_CTRL_REG__SQ_LS_OVERRIDE_MASK 0x4000000 #define CGTS_CU0_LDS_SQ_CTRL_REG__SQ_LS_OVERRIDE__SHIFT 0x1a #define CGTS_CU0_LDS_SQ_CTRL_REG__SQ_SIMDBUSY_OVERRIDE_MASK 0x8000000 #define CGTS_CU0_LDS_SQ_CTRL_REG__SQ_SIMDBUSY_OVERRIDE__SHIFT 0x1b #define CGTS_CU0_TA_SQC_CTRL_REG__TA_MASK 0x7f #define CGTS_CU0_TA_SQC_CTRL_REG__TA__SHIFT 0x0 #define CGTS_CU0_TA_SQC_CTRL_REG__TA_OVERRIDE_MASK 0x80 #define CGTS_CU0_TA_SQC_CTRL_REG__TA_OVERRIDE__SHIFT 0x7 #define CGTS_CU0_TA_SQC_CTRL_REG__TA_BUSY_OVERRIDE_MASK 0x300 #define CGTS_CU0_TA_SQC_CTRL_REG__TA_BUSY_OVERRIDE__SHIFT 0x8 #define CGTS_CU0_TA_SQC_CTRL_REG__TA_LS_OVERRIDE_MASK 0x400 #define CGTS_CU0_TA_SQC_CTRL_REG__TA_LS_OVERRIDE__SHIFT 0xa #define CGTS_CU0_TA_SQC_CTRL_REG__TA_SIMDBUSY_OVERRIDE_MASK 0x800 #define CGTS_CU0_TA_SQC_CTRL_REG__TA_SIMDBUSY_OVERRIDE__SHIFT 0xb #define CGTS_CU0_TA_SQC_CTRL_REG__SQC_MASK 0x7f0000 #define CGTS_CU0_TA_SQC_CTRL_REG__SQC__SHIFT 0x10 #define CGTS_CU0_TA_SQC_CTRL_REG__SQC_OVERRIDE_MASK 0x800000 #define CGTS_CU0_TA_SQC_CTRL_REG__SQC_OVERRIDE__SHIFT 0x17 #define CGTS_CU0_TA_SQC_CTRL_REG__SQC_BUSY_OVERRIDE_MASK 0x3000000 #define CGTS_CU0_TA_SQC_CTRL_REG__SQC_BUSY_OVERRIDE__SHIFT 0x18 #define CGTS_CU0_TA_SQC_CTRL_REG__SQC_LS_OVERRIDE_MASK 0x4000000 #define CGTS_CU0_TA_SQC_CTRL_REG__SQC_LS_OVERRIDE__SHIFT 0x1a #define CGTS_CU0_TA_SQC_CTRL_REG__SQC_SIMDBUSY_OVERRIDE_MASK 0x8000000 #define CGTS_CU0_TA_SQC_CTRL_REG__SQC_SIMDBUSY_OVERRIDE__SHIFT 0x1b #define CGTS_CU0_SP1_CTRL_REG__SP10_MASK 0x7f #define CGTS_CU0_SP1_CTRL_REG__SP10__SHIFT 0x0 #define CGTS_CU0_SP1_CTRL_REG__SP10_OVERRIDE_MASK 0x80 #define CGTS_CU0_SP1_CTRL_REG__SP10_OVERRIDE__SHIFT 0x7 #define CGTS_CU0_SP1_CTRL_REG__SP10_BUSY_OVERRIDE_MASK 0x300 #define CGTS_CU0_SP1_CTRL_REG__SP10_BUSY_OVERRIDE__SHIFT 0x8 #define CGTS_CU0_SP1_CTRL_REG__SP10_LS_OVERRIDE_MASK 0x400 #define CGTS_CU0_SP1_CTRL_REG__SP10_LS_OVERRIDE__SHIFT 0xa #define CGTS_CU0_SP1_CTRL_REG__SP10_SIMDBUSY_OVERRIDE_MASK 0x800 #define CGTS_CU0_SP1_CTRL_REG__SP10_SIMDBUSY_OVERRIDE__SHIFT 0xb #define CGTS_CU0_SP1_CTRL_REG__SP11_MASK 0x7f0000 #define CGTS_CU0_SP1_CTRL_REG__SP11__SHIFT 0x10 #define CGTS_CU0_SP1_CTRL_REG__SP11_OVERRIDE_MASK 0x800000 #define CGTS_CU0_SP1_CTRL_REG__SP11_OVERRIDE__SHIFT 0x17 #define CGTS_CU0_SP1_CTRL_REG__SP11_BUSY_OVERRIDE_MASK 0x3000000 #define CGTS_CU0_SP1_CTRL_REG__SP11_BUSY_OVERRIDE__SHIFT 0x18 #define CGTS_CU0_SP1_CTRL_REG__SP11_LS_OVERRIDE_MASK 0x4000000 #define CGTS_CU0_SP1_CTRL_REG__SP11_LS_OVERRIDE__SHIFT 0x1a #define CGTS_CU0_SP1_CTRL_REG__SP11_SIMDBUSY_OVERRIDE_MASK 0x8000000 #define CGTS_CU0_SP1_CTRL_REG__SP11_SIMDBUSY_OVERRIDE__SHIFT 0x1b #define CGTS_CU0_TD_TCP_CTRL_REG__TD_MASK 0x7f #define CGTS_CU0_TD_TCP_CTRL_REG__TD__SHIFT 0x0 #define CGTS_CU0_TD_TCP_CTRL_REG__TD_OVERRIDE_MASK 0x80 #define CGTS_CU0_TD_TCP_CTRL_REG__TD_OVERRIDE__SHIFT 0x7 #define CGTS_CU0_TD_TCP_CTRL_REG__TD_BUSY_OVERRIDE_MASK 0x300 #define CGTS_CU0_TD_TCP_CTRL_REG__TD_BUSY_OVERRIDE__SHIFT 0x8 #define CGTS_CU0_TD_TCP_CTRL_REG__TD_LS_OVERRIDE_MASK 0x400 #define CGTS_CU0_TD_TCP_CTRL_REG__TD_LS_OVERRIDE__SHIFT 0xa #define CGTS_CU0_TD_TCP_CTRL_REG__TD_SIMDBUSY_OVERRIDE_MASK 0x800 #define CGTS_CU0_TD_TCP_CTRL_REG__TD_SIMDBUSY_OVERRIDE__SHIFT 0xb #define CGTS_CU0_TD_TCP_CTRL_REG__TCP_MASK 0x7f0000 #define CGTS_CU0_TD_TCP_CTRL_REG__TCP__SHIFT 0x10 #define CGTS_CU0_TD_TCP_CTRL_REG__TCP_OVERRIDE_MASK 0x800000 #define CGTS_CU0_TD_TCP_CTRL_REG__TCP_OVERRIDE__SHIFT 0x17 #define CGTS_CU0_TD_TCP_CTRL_REG__TCP_BUSY_OVERRIDE_MASK 0x3000000 #define CGTS_CU0_TD_TCP_CTRL_REG__TCP_BUSY_OVERRIDE__SHIFT 0x18 #define CGTS_CU0_TD_TCP_CTRL_REG__TCP_LS_OVERRIDE_MASK 0x4000000 #define CGTS_CU0_TD_TCP_CTRL_REG__TCP_LS_OVERRIDE__SHIFT 0x1a #define CGTS_CU0_TD_TCP_CTRL_REG__TCP_SIMDBUSY_OVERRIDE_MASK 0x8000000 #define CGTS_CU0_TD_TCP_CTRL_REG__TCP_SIMDBUSY_OVERRIDE__SHIFT 0x1b #define CGTS_CU1_SP0_CTRL_REG__SP00_MASK 0x7f #define CGTS_CU1_SP0_CTRL_REG__SP00__SHIFT 0x0 #define CGTS_CU1_SP0_CTRL_REG__SP00_OVERRIDE_MASK 0x80 #define CGTS_CU1_SP0_CTRL_REG__SP00_OVERRIDE__SHIFT 0x7 #define CGTS_CU1_SP0_CTRL_REG__SP00_BUSY_OVERRIDE_MASK 0x300 #define CGTS_CU1_SP0_CTRL_REG__SP00_BUSY_OVERRIDE__SHIFT 0x8 #define CGTS_CU1_SP0_CTRL_REG__SP00_LS_OVERRIDE_MASK 0x400 #define CGTS_CU1_SP0_CTRL_REG__SP00_LS_OVERRIDE__SHIFT 0xa #define CGTS_CU1_SP0_CTRL_REG__SP00_SIMDBUSY_OVERRIDE_MASK 0x800 #define CGTS_CU1_SP0_CTRL_REG__SP00_SIMDBUSY_OVERRIDE__SHIFT 0xb #define CGTS_CU1_SP0_CTRL_REG__SP01_MASK 0x7f0000 #define CGTS_CU1_SP0_CTRL_REG__SP01__SHIFT 0x10 #define CGTS_CU1_SP0_CTRL_REG__SP01_OVERRIDE_MASK 0x800000 #define CGTS_CU1_SP0_CTRL_REG__SP01_OVERRIDE__SHIFT 0x17 #define CGTS_CU1_SP0_CTRL_REG__SP01_BUSY_OVERRIDE_MASK 0x3000000 #define CGTS_CU1_SP0_CTRL_REG__SP01_BUSY_OVERRIDE__SHIFT 0x18 #define CGTS_CU1_SP0_CTRL_REG__SP01_LS_OVERRIDE_MASK 0x4000000 #define CGTS_CU1_SP0_CTRL_REG__SP01_LS_OVERRIDE__SHIFT 0x1a #define CGTS_CU1_SP0_CTRL_REG__SP01_SIMDBUSY_OVERRIDE_MASK 0x8000000 #define CGTS_CU1_SP0_CTRL_REG__SP01_SIMDBUSY_OVERRIDE__SHIFT 0x1b #define CGTS_CU1_LDS_SQ_CTRL_REG__LDS_MASK 0x7f #define CGTS_CU1_LDS_SQ_CTRL_REG__LDS__SHIFT 0x0 #define CGTS_CU1_LDS_SQ_CTRL_REG__LDS_OVERRIDE_MASK 0x80 #define CGTS_CU1_LDS_SQ_CTRL_REG__LDS_OVERRIDE__SHIFT 0x7 #define CGTS_CU1_LDS_SQ_CTRL_REG__LDS_BUSY_OVERRIDE_MASK 0x300 #define CGTS_CU1_LDS_SQ_CTRL_REG__LDS_BUSY_OVERRIDE__SHIFT 0x8 #define CGTS_CU1_LDS_SQ_CTRL_REG__LDS_LS_OVERRIDE_MASK 0x400 #define CGTS_CU1_LDS_SQ_CTRL_REG__LDS_LS_OVERRIDE__SHIFT 0xa #define CGTS_CU1_LDS_SQ_CTRL_REG__LDS_SIMDBUSY_OVERRIDE_MASK 0x800 #define CGTS_CU1_LDS_SQ_CTRL_REG__LDS_SIMDBUSY_OVERRIDE__SHIFT 0xb #define CGTS_CU1_LDS_SQ_CTRL_REG__SQ_MASK 0x7f0000 #define CGTS_CU1_LDS_SQ_CTRL_REG__SQ__SHIFT 0x10 #define CGTS_CU1_LDS_SQ_CTRL_REG__SQ_OVERRIDE_MASK 0x800000 #define CGTS_CU1_LDS_SQ_CTRL_REG__SQ_OVERRIDE__SHIFT 0x17 #define CGTS_CU1_LDS_SQ_CTRL_REG__SQ_BUSY_OVERRIDE_MASK 0x3000000 #define CGTS_CU1_LDS_SQ_CTRL_REG__SQ_BUSY_OVERRIDE__SHIFT 0x18 #define CGTS_CU1_LDS_SQ_CTRL_REG__SQ_LS_OVERRIDE_MASK 0x4000000 #define CGTS_CU1_LDS_SQ_CTRL_REG__SQ_LS_OVERRIDE__SHIFT 0x1a #define CGTS_CU1_LDS_SQ_CTRL_REG__SQ_SIMDBUSY_OVERRIDE_MASK 0x8000000 #define CGTS_CU1_LDS_SQ_CTRL_REG__SQ_SIMDBUSY_OVERRIDE__SHIFT 0x1b #define CGTS_CU1_TA_CTRL_REG__TA_MASK 0x7f #define CGTS_CU1_TA_CTRL_REG__TA__SHIFT 0x0 #define CGTS_CU1_TA_CTRL_REG__TA_OVERRIDE_MASK 0x80 #define CGTS_CU1_TA_CTRL_REG__TA_OVERRIDE__SHIFT 0x7 #define CGTS_CU1_TA_CTRL_REG__TA_BUSY_OVERRIDE_MASK 0x300 #define CGTS_CU1_TA_CTRL_REG__TA_BUSY_OVERRIDE__SHIFT 0x8 #define CGTS_CU1_TA_CTRL_REG__TA_LS_OVERRIDE_MASK 0x400 #define CGTS_CU1_TA_CTRL_REG__TA_LS_OVERRIDE__SHIFT 0xa #define CGTS_CU1_TA_CTRL_REG__TA_SIMDBUSY_OVERRIDE_MASK 0x800 #define CGTS_CU1_TA_CTRL_REG__TA_SIMDBUSY_OVERRIDE__SHIFT 0xb #define CGTS_CU1_SP1_CTRL_REG__SP10_MASK 0x7f #define CGTS_CU1_SP1_CTRL_REG__SP10__SHIFT 0x0 #define CGTS_CU1_SP1_CTRL_REG__SP10_OVERRIDE_MASK 0x80 #define CGTS_CU1_SP1_CTRL_REG__SP10_OVERRIDE__SHIFT 0x7 #define CGTS_CU1_SP1_CTRL_REG__SP10_BUSY_OVERRIDE_MASK 0x300 #define CGTS_CU1_SP1_CTRL_REG__SP10_BUSY_OVERRIDE__SHIFT 0x8 #define CGTS_CU1_SP1_CTRL_REG__SP10_LS_OVERRIDE_MASK 0x400 #define CGTS_CU1_SP1_CTRL_REG__SP10_LS_OVERRIDE__SHIFT 0xa #define CGTS_CU1_SP1_CTRL_REG__SP10_SIMDBUSY_OVERRIDE_MASK 0x800 #define CGTS_CU1_SP1_CTRL_REG__SP10_SIMDBUSY_OVERRIDE__SHIFT 0xb #define CGTS_CU1_SP1_CTRL_REG__SP11_MASK 0x7f0000 #define CGTS_CU1_SP1_CTRL_REG__SP11__SHIFT 0x10 #define CGTS_CU1_SP1_CTRL_REG__SP11_OVERRIDE_MASK 0x800000 #define CGTS_CU1_SP1_CTRL_REG__SP11_OVERRIDE__SHIFT 0x17 #define CGTS_CU1_SP1_CTRL_REG__SP11_BUSY_OVERRIDE_MASK 0x3000000 #define CGTS_CU1_SP1_CTRL_REG__SP11_BUSY_OVERRIDE__SHIFT 0x18 #define CGTS_CU1_SP1_CTRL_REG__SP11_LS_OVERRIDE_MASK 0x4000000 #define CGTS_CU1_SP1_CTRL_REG__SP11_LS_OVERRIDE__SHIFT 0x1a #define CGTS_CU1_SP1_CTRL_REG__SP11_SIMDBUSY_OVERRIDE_MASK 0x8000000 #define CGTS_CU1_SP1_CTRL_REG__SP11_SIMDBUSY_OVERRIDE__SHIFT 0x1b #define CGTS_CU1_TD_TCP_CTRL_REG__TD_MASK 0x7f #define CGTS_CU1_TD_TCP_CTRL_REG__TD__SHIFT 0x0 #define CGTS_CU1_TD_TCP_CTRL_REG__TD_OVERRIDE_MASK 0x80 #define CGTS_CU1_TD_TCP_CTRL_REG__TD_OVERRIDE__SHIFT 0x7 #define CGTS_CU1_TD_TCP_CTRL_REG__TD_BUSY_OVERRIDE_MASK 0x300 #define CGTS_CU1_TD_TCP_CTRL_REG__TD_BUSY_OVERRIDE__SHIFT 0x8 #define CGTS_CU1_TD_TCP_CTRL_REG__TD_LS_OVERRIDE_MASK 0x400 #define CGTS_CU1_TD_TCP_CTRL_REG__TD_LS_OVERRIDE__SHIFT 0xa #define CGTS_CU1_TD_TCP_CTRL_REG__TD_SIMDBUSY_OVERRIDE_MASK 0x800 #define CGTS_CU1_TD_TCP_CTRL_REG__TD_SIMDBUSY_OVERRIDE__SHIFT 0xb #define CGTS_CU1_TD_TCP_CTRL_REG__TCP_MASK 0x7f0000 #define CGTS_CU1_TD_TCP_CTRL_REG__TCP__SHIFT 0x10 #define CGTS_CU1_TD_TCP_CTRL_REG__TCP_OVERRIDE_MASK 0x800000 #define CGTS_CU1_TD_TCP_CTRL_REG__TCP_OVERRIDE__SHIFT 0x17 #define CGTS_CU1_TD_TCP_CTRL_REG__TCP_BUSY_OVERRIDE_MASK 0x3000000 #define CGTS_CU1_TD_TCP_CTRL_REG__TCP_BUSY_OVERRIDE__SHIFT 0x18 #define CGTS_CU1_TD_TCP_CTRL_REG__TCP_LS_OVERRIDE_MASK 0x4000000 #define CGTS_CU1_TD_TCP_CTRL_REG__TCP_LS_OVERRIDE__SHIFT 0x1a #define CGTS_CU1_TD_TCP_CTRL_REG__TCP_SIMDBUSY_OVERRIDE_MASK 0x8000000 #define CGTS_CU1_TD_TCP_CTRL_REG__TCP_SIMDBUSY_OVERRIDE__SHIFT 0x1b #define CGTS_CU2_SP0_CTRL_REG__SP00_MASK 0x7f #define CGTS_CU2_SP0_CTRL_REG__SP00__SHIFT 0x0 #define CGTS_CU2_SP0_CTRL_REG__SP00_OVERRIDE_MASK 0x80 #define CGTS_CU2_SP0_CTRL_REG__SP00_OVERRIDE__SHIFT 0x7 #define CGTS_CU2_SP0_CTRL_REG__SP00_BUSY_OVERRIDE_MASK 0x300 #define CGTS_CU2_SP0_CTRL_REG__SP00_BUSY_OVERRIDE__SHIFT 0x8 #define CGTS_CU2_SP0_CTRL_REG__SP00_LS_OVERRIDE_MASK 0x400 #define CGTS_CU2_SP0_CTRL_REG__SP00_LS_OVERRIDE__SHIFT 0xa #define CGTS_CU2_SP0_CTRL_REG__SP00_SIMDBUSY_OVERRIDE_MASK 0x800 #define CGTS_CU2_SP0_CTRL_REG__SP00_SIMDBUSY_OVERRIDE__SHIFT 0xb #define CGTS_CU2_SP0_CTRL_REG__SP01_MASK 0x7f0000 #define CGTS_CU2_SP0_CTRL_REG__SP01__SHIFT 0x10 #define CGTS_CU2_SP0_CTRL_REG__SP01_OVERRIDE_MASK 0x800000 #define CGTS_CU2_SP0_CTRL_REG__SP01_OVERRIDE__SHIFT 0x17 #define CGTS_CU2_SP0_CTRL_REG__SP01_BUSY_OVERRIDE_MASK 0x3000000 #define CGTS_CU2_SP0_CTRL_REG__SP01_BUSY_OVERRIDE__SHIFT 0x18 #define CGTS_CU2_SP0_CTRL_REG__SP01_LS_OVERRIDE_MASK 0x4000000 #define CGTS_CU2_SP0_CTRL_REG__SP01_LS_OVERRIDE__SHIFT 0x1a #define CGTS_CU2_SP0_CTRL_REG__SP01_SIMDBUSY_OVERRIDE_MASK 0x8000000 #define CGTS_CU2_SP0_CTRL_REG__SP01_SIMDBUSY_OVERRIDE__SHIFT 0x1b #define CGTS_CU2_LDS_SQ_CTRL_REG__LDS_MASK 0x7f #define CGTS_CU2_LDS_SQ_CTRL_REG__LDS__SHIFT 0x0 #define CGTS_CU2_LDS_SQ_CTRL_REG__LDS_OVERRIDE_MASK 0x80 #define CGTS_CU2_LDS_SQ_CTRL_REG__LDS_OVERRIDE__SHIFT 0x7 #define CGTS_CU2_LDS_SQ_CTRL_REG__LDS_BUSY_OVERRIDE_MASK 0x300 #define CGTS_CU2_LDS_SQ_CTRL_REG__LDS_BUSY_OVERRIDE__SHIFT 0x8 #define CGTS_CU2_LDS_SQ_CTRL_REG__LDS_LS_OVERRIDE_MASK 0x400 #define CGTS_CU2_LDS_SQ_CTRL_REG__LDS_LS_OVERRIDE__SHIFT 0xa #define CGTS_CU2_LDS_SQ_CTRL_REG__LDS_SIMDBUSY_OVERRIDE_MASK 0x800 #define CGTS_CU2_LDS_SQ_CTRL_REG__LDS_SIMDBUSY_OVERRIDE__SHIFT 0xb #define CGTS_CU2_LDS_SQ_CTRL_REG__SQ_MASK 0x7f0000 #define CGTS_CU2_LDS_SQ_CTRL_REG__SQ__SHIFT 0x10 #define CGTS_CU2_LDS_SQ_CTRL_REG__SQ_OVERRIDE_MASK 0x800000 #define CGTS_CU2_LDS_SQ_CTRL_REG__SQ_OVERRIDE__SHIFT 0x17 #define CGTS_CU2_LDS_SQ_CTRL_REG__SQ_BUSY_OVERRIDE_MASK 0x3000000 #define CGTS_CU2_LDS_SQ_CTRL_REG__SQ_BUSY_OVERRIDE__SHIFT 0x18 #define CGTS_CU2_LDS_SQ_CTRL_REG__SQ_LS_OVERRIDE_MASK 0x4000000 #define CGTS_CU2_LDS_SQ_CTRL_REG__SQ_LS_OVERRIDE__SHIFT 0x1a #define CGTS_CU2_LDS_SQ_CTRL_REG__SQ_SIMDBUSY_OVERRIDE_MASK 0x8000000 #define CGTS_CU2_LDS_SQ_CTRL_REG__SQ_SIMDBUSY_OVERRIDE__SHIFT 0x1b #define CGTS_CU2_TA_CTRL_REG__TA_MASK 0x7f #define CGTS_CU2_TA_CTRL_REG__TA__SHIFT 0x0 #define CGTS_CU2_TA_CTRL_REG__TA_OVERRIDE_MASK 0x80 #define CGTS_CU2_TA_CTRL_REG__TA_OVERRIDE__SHIFT 0x7 #define CGTS_CU2_TA_CTRL_REG__TA_BUSY_OVERRIDE_MASK 0x300 #define CGTS_CU2_TA_CTRL_REG__TA_BUSY_OVERRIDE__SHIFT 0x8 #define CGTS_CU2_TA_CTRL_REG__TA_LS_OVERRIDE_MASK 0x400 #define CGTS_CU2_TA_CTRL_REG__TA_LS_OVERRIDE__SHIFT 0xa #define CGTS_CU2_TA_CTRL_REG__TA_SIMDBUSY_OVERRIDE_MASK 0x800 #define CGTS_CU2_TA_CTRL_REG__TA_SIMDBUSY_OVERRIDE__SHIFT 0xb #define CGTS_CU2_SP1_CTRL_REG__SP10_MASK 0x7f #define CGTS_CU2_SP1_CTRL_REG__SP10__SHIFT 0x0 #define CGTS_CU2_SP1_CTRL_REG__SP10_OVERRIDE_MASK 0x80 #define CGTS_CU2_SP1_CTRL_REG__SP10_OVERRIDE__SHIFT 0x7 #define CGTS_CU2_SP1_CTRL_REG__SP10_BUSY_OVERRIDE_MASK 0x300 #define CGTS_CU2_SP1_CTRL_REG__SP10_BUSY_OVERRIDE__SHIFT 0x8 #define CGTS_CU2_SP1_CTRL_REG__SP10_LS_OVERRIDE_MASK 0x400 #define CGTS_CU2_SP1_CTRL_REG__SP10_LS_OVERRIDE__SHIFT 0xa #define CGTS_CU2_SP1_CTRL_REG__SP10_SIMDBUSY_OVERRIDE_MASK 0x800 #define CGTS_CU2_SP1_CTRL_REG__SP10_SIMDBUSY_OVERRIDE__SHIFT 0xb #define CGTS_CU2_SP1_CTRL_REG__SP11_MASK 0x7f0000 #define CGTS_CU2_SP1_CTRL_REG__SP11__SHIFT 0x10 #define CGTS_CU2_SP1_CTRL_REG__SP11_OVERRIDE_MASK 0x800000 #define CGTS_CU2_SP1_CTRL_REG__SP11_OVERRIDE__SHIFT 0x17 #define CGTS_CU2_SP1_CTRL_REG__SP11_BUSY_OVERRIDE_MASK 0x3000000 #define CGTS_CU2_SP1_CTRL_REG__SP11_BUSY_OVERRIDE__SHIFT 0x18 #define CGTS_CU2_SP1_CTRL_REG__SP11_LS_OVERRIDE_MASK 0x4000000 #define CGTS_CU2_SP1_CTRL_REG__SP11_LS_OVERRIDE__SHIFT 0x1a #define CGTS_CU2_SP1_CTRL_REG__SP11_SIMDBUSY_OVERRIDE_MASK 0x8000000 #define CGTS_CU2_SP1_CTRL_REG__SP11_SIMDBUSY_OVERRIDE__SHIFT 0x1b #define CGTS_CU2_TD_TCP_CTRL_REG__TD_MASK 0x7f #define CGTS_CU2_TD_TCP_CTRL_REG__TD__SHIFT 0x0 #define CGTS_CU2_TD_TCP_CTRL_REG__TD_OVERRIDE_MASK 0x80 #define CGTS_CU2_TD_TCP_CTRL_REG__TD_OVERRIDE__SHIFT 0x7 #define CGTS_CU2_TD_TCP_CTRL_REG__TD_BUSY_OVERRIDE_MASK 0x300 #define CGTS_CU2_TD_TCP_CTRL_REG__TD_BUSY_OVERRIDE__SHIFT 0x8 #define CGTS_CU2_TD_TCP_CTRL_REG__TD_LS_OVERRIDE_MASK 0x400 #define CGTS_CU2_TD_TCP_CTRL_REG__TD_LS_OVERRIDE__SHIFT 0xa #define CGTS_CU2_TD_TCP_CTRL_REG__TD_SIMDBUSY_OVERRIDE_MASK 0x800 #define CGTS_CU2_TD_TCP_CTRL_REG__TD_SIMDBUSY_OVERRIDE__SHIFT 0xb #define CGTS_CU2_TD_TCP_CTRL_REG__TCP_MASK 0x7f0000 #define CGTS_CU2_TD_TCP_CTRL_REG__TCP__SHIFT 0x10 #define CGTS_CU2_TD_TCP_CTRL_REG__TCP_OVERRIDE_MASK 0x800000 #define CGTS_CU2_TD_TCP_CTRL_REG__TCP_OVERRIDE__SHIFT 0x17 #define CGTS_CU2_TD_TCP_CTRL_REG__TCP_BUSY_OVERRIDE_MASK 0x3000000 #define CGTS_CU2_TD_TCP_CTRL_REG__TCP_BUSY_OVERRIDE__SHIFT 0x18 #define CGTS_CU2_TD_TCP_CTRL_REG__TCP_LS_OVERRIDE_MASK 0x4000000 #define CGTS_CU2_TD_TCP_CTRL_REG__TCP_LS_OVERRIDE__SHIFT 0x1a #define CGTS_CU2_TD_TCP_CTRL_REG__TCP_SIMDBUSY_OVERRIDE_MASK 0x8000000 #define CGTS_CU2_TD_TCP_CTRL_REG__TCP_SIMDBUSY_OVERRIDE__SHIFT 0x1b #define CGTS_CU3_SP0_CTRL_REG__SP00_MASK 0x7f #define CGTS_CU3_SP0_CTRL_REG__SP00__SHIFT 0x0 #define CGTS_CU3_SP0_CTRL_REG__SP00_OVERRIDE_MASK 0x80 #define CGTS_CU3_SP0_CTRL_REG__SP00_OVERRIDE__SHIFT 0x7 #define CGTS_CU3_SP0_CTRL_REG__SP00_BUSY_OVERRIDE_MASK 0x300 #define CGTS_CU3_SP0_CTRL_REG__SP00_BUSY_OVERRIDE__SHIFT 0x8 #define CGTS_CU3_SP0_CTRL_REG__SP00_LS_OVERRIDE_MASK 0x400 #define CGTS_CU3_SP0_CTRL_REG__SP00_LS_OVERRIDE__SHIFT 0xa #define CGTS_CU3_SP0_CTRL_REG__SP00_SIMDBUSY_OVERRIDE_MASK 0x800 #define CGTS_CU3_SP0_CTRL_REG__SP00_SIMDBUSY_OVERRIDE__SHIFT 0xb #define CGTS_CU3_SP0_CTRL_REG__SP01_MASK 0x7f0000 #define CGTS_CU3_SP0_CTRL_REG__SP01__SHIFT 0x10 #define CGTS_CU3_SP0_CTRL_REG__SP01_OVERRIDE_MASK 0x800000 #define CGTS_CU3_SP0_CTRL_REG__SP01_OVERRIDE__SHIFT 0x17 #define CGTS_CU3_SP0_CTRL_REG__SP01_BUSY_OVERRIDE_MASK 0x3000000 #define CGTS_CU3_SP0_CTRL_REG__SP01_BUSY_OVERRIDE__SHIFT 0x18 #define CGTS_CU3_SP0_CTRL_REG__SP01_LS_OVERRIDE_MASK 0x4000000 #define CGTS_CU3_SP0_CTRL_REG__SP01_LS_OVERRIDE__SHIFT 0x1a #define CGTS_CU3_SP0_CTRL_REG__SP01_SIMDBUSY_OVERRIDE_MASK 0x8000000 #define CGTS_CU3_SP0_CTRL_REG__SP01_SIMDBUSY_OVERRIDE__SHIFT 0x1b #define CGTS_CU3_LDS_SQ_CTRL_REG__LDS_MASK 0x7f #define CGTS_CU3_LDS_SQ_CTRL_REG__LDS__SHIFT 0x0 #define CGTS_CU3_LDS_SQ_CTRL_REG__LDS_OVERRIDE_MASK 0x80 #define CGTS_CU3_LDS_SQ_CTRL_REG__LDS_OVERRIDE__SHIFT 0x7 #define CGTS_CU3_LDS_SQ_CTRL_REG__LDS_BUSY_OVERRIDE_MASK 0x300 #define CGTS_CU3_LDS_SQ_CTRL_REG__LDS_BUSY_OVERRIDE__SHIFT 0x8 #define CGTS_CU3_LDS_SQ_CTRL_REG__LDS_LS_OVERRIDE_MASK 0x400 #define CGTS_CU3_LDS_SQ_CTRL_REG__LDS_LS_OVERRIDE__SHIFT 0xa #define CGTS_CU3_LDS_SQ_CTRL_REG__LDS_SIMDBUSY_OVERRIDE_MASK 0x800 #define CGTS_CU3_LDS_SQ_CTRL_REG__LDS_SIMDBUSY_OVERRIDE__SHIFT 0xb #define CGTS_CU3_LDS_SQ_CTRL_REG__SQ_MASK 0x7f0000 #define CGTS_CU3_LDS_SQ_CTRL_REG__SQ__SHIFT 0x10 #define CGTS_CU3_LDS_SQ_CTRL_REG__SQ_OVERRIDE_MASK 0x800000 #define CGTS_CU3_LDS_SQ_CTRL_REG__SQ_OVERRIDE__SHIFT 0x17 #define CGTS_CU3_LDS_SQ_CTRL_REG__SQ_BUSY_OVERRIDE_MASK 0x3000000 #define CGTS_CU3_LDS_SQ_CTRL_REG__SQ_BUSY_OVERRIDE__SHIFT 0x18 #define CGTS_CU3_LDS_SQ_CTRL_REG__SQ_LS_OVERRIDE_MASK 0x4000000 #define CGTS_CU3_LDS_SQ_CTRL_REG__SQ_LS_OVERRIDE__SHIFT 0x1a #define CGTS_CU3_LDS_SQ_CTRL_REG__SQ_SIMDBUSY_OVERRIDE_MASK 0x8000000 #define CGTS_CU3_LDS_SQ_CTRL_REG__SQ_SIMDBUSY_OVERRIDE__SHIFT 0x1b #define CGTS_CU3_TA_CTRL_REG__TA_MASK 0x7f #define CGTS_CU3_TA_CTRL_REG__TA__SHIFT 0x0 #define CGTS_CU3_TA_CTRL_REG__TA_OVERRIDE_MASK 0x80 #define CGTS_CU3_TA_CTRL_REG__TA_OVERRIDE__SHIFT 0x7 #define CGTS_CU3_TA_CTRL_REG__TA_BUSY_OVERRIDE_MASK 0x300 #define CGTS_CU3_TA_CTRL_REG__TA_BUSY_OVERRIDE__SHIFT 0x8 #define CGTS_CU3_TA_CTRL_REG__TA_LS_OVERRIDE_MASK 0x400 #define CGTS_CU3_TA_CTRL_REG__TA_LS_OVERRIDE__SHIFT 0xa #define CGTS_CU3_TA_CTRL_REG__TA_SIMDBUSY_OVERRIDE_MASK 0x800 #define CGTS_CU3_TA_CTRL_REG__TA_SIMDBUSY_OVERRIDE__SHIFT 0xb #define CGTS_CU3_SP1_CTRL_REG__SP10_MASK 0x7f #define CGTS_CU3_SP1_CTRL_REG__SP10__SHIFT 0x0 #define CGTS_CU3_SP1_CTRL_REG__SP10_OVERRIDE_MASK 0x80 #define CGTS_CU3_SP1_CTRL_REG__SP10_OVERRIDE__SHIFT 0x7 #define CGTS_CU3_SP1_CTRL_REG__SP10_BUSY_OVERRIDE_MASK 0x300 #define CGTS_CU3_SP1_CTRL_REG__SP10_BUSY_OVERRIDE__SHIFT 0x8 #define CGTS_CU3_SP1_CTRL_REG__SP10_LS_OVERRIDE_MASK 0x400 #define CGTS_CU3_SP1_CTRL_REG__SP10_LS_OVERRIDE__SHIFT 0xa #define CGTS_CU3_SP1_CTRL_REG__SP10_SIMDBUSY_OVERRIDE_MASK 0x800 #define CGTS_CU3_SP1_CTRL_REG__SP10_SIMDBUSY_OVERRIDE__SHIFT 0xb #define CGTS_CU3_SP1_CTRL_REG__SP11_MASK 0x7f0000 #define CGTS_CU3_SP1_CTRL_REG__SP11__SHIFT 0x10 #define CGTS_CU3_SP1_CTRL_REG__SP11_OVERRIDE_MASK 0x800000 #define CGTS_CU3_SP1_CTRL_REG__SP11_OVERRIDE__SHIFT 0x17 #define CGTS_CU3_SP1_CTRL_REG__SP11_BUSY_OVERRIDE_MASK 0x3000000 #define CGTS_CU3_SP1_CTRL_REG__SP11_BUSY_OVERRIDE__SHIFT 0x18 #define CGTS_CU3_SP1_CTRL_REG__SP11_LS_OVERRIDE_MASK 0x4000000 #define CGTS_CU3_SP1_CTRL_REG__SP11_LS_OVERRIDE__SHIFT 0x1a #define CGTS_CU3_SP1_CTRL_REG__SP11_SIMDBUSY_OVERRIDE_MASK 0x8000000 #define CGTS_CU3_SP1_CTRL_REG__SP11_SIMDBUSY_OVERRIDE__SHIFT 0x1b #define CGTS_CU3_TD_TCP_CTRL_REG__TD_MASK 0x7f #define CGTS_CU3_TD_TCP_CTRL_REG__TD__SHIFT 0x0 #define CGTS_CU3_TD_TCP_CTRL_REG__TD_OVERRIDE_MASK 0x80 #define CGTS_CU3_TD_TCP_CTRL_REG__TD_OVERRIDE__SHIFT 0x7 #define CGTS_CU3_TD_TCP_CTRL_REG__TD_BUSY_OVERRIDE_MASK 0x300 #define CGTS_CU3_TD_TCP_CTRL_REG__TD_BUSY_OVERRIDE__SHIFT 0x8 #define CGTS_CU3_TD_TCP_CTRL_REG__TD_LS_OVERRIDE_MASK 0x400 #define CGTS_CU3_TD_TCP_CTRL_REG__TD_LS_OVERRIDE__SHIFT 0xa #define CGTS_CU3_TD_TCP_CTRL_REG__TD_SIMDBUSY_OVERRIDE_MASK 0x800 #define CGTS_CU3_TD_TCP_CTRL_REG__TD_SIMDBUSY_OVERRIDE__SHIFT 0xb #define CGTS_CU3_TD_TCP_CTRL_REG__TCP_MASK 0x7f0000 #define CGTS_CU3_TD_TCP_CTRL_REG__TCP__SHIFT 0x10 #define CGTS_CU3_TD_TCP_CTRL_REG__TCP_OVERRIDE_MASK 0x800000 #define CGTS_CU3_TD_TCP_CTRL_REG__TCP_OVERRIDE__SHIFT 0x17 #define CGTS_CU3_TD_TCP_CTRL_REG__TCP_BUSY_OVERRIDE_MASK 0x3000000 #define CGTS_CU3_TD_TCP_CTRL_REG__TCP_BUSY_OVERRIDE__SHIFT 0x18 #define CGTS_CU3_TD_TCP_CTRL_REG__TCP_LS_OVERRIDE_MASK 0x4000000 #define CGTS_CU3_TD_TCP_CTRL_REG__TCP_LS_OVERRIDE__SHIFT 0x1a #define CGTS_CU3_TD_TCP_CTRL_REG__TCP_SIMDBUSY_OVERRIDE_MASK 0x8000000 #define CGTS_CU3_TD_TCP_CTRL_REG__TCP_SIMDBUSY_OVERRIDE__SHIFT 0x1b #define CGTS_CU4_SP0_CTRL_REG__SP00_MASK 0x7f #define CGTS_CU4_SP0_CTRL_REG__SP00__SHIFT 0x0 #define CGTS_CU4_SP0_CTRL_REG__SP00_OVERRIDE_MASK 0x80 #define CGTS_CU4_SP0_CTRL_REG__SP00_OVERRIDE__SHIFT 0x7 #define CGTS_CU4_SP0_CTRL_REG__SP00_BUSY_OVERRIDE_MASK 0x300 #define CGTS_CU4_SP0_CTRL_REG__SP00_BUSY_OVERRIDE__SHIFT 0x8 #define CGTS_CU4_SP0_CTRL_REG__SP00_LS_OVERRIDE_MASK 0x400 #define CGTS_CU4_SP0_CTRL_REG__SP00_LS_OVERRIDE__SHIFT 0xa #define CGTS_CU4_SP0_CTRL_REG__SP00_SIMDBUSY_OVERRIDE_MASK 0x800 #define CGTS_CU4_SP0_CTRL_REG__SP00_SIMDBUSY_OVERRIDE__SHIFT 0xb #define CGTS_CU4_SP0_CTRL_REG__SP01_MASK 0x7f0000 #define CGTS_CU4_SP0_CTRL_REG__SP01__SHIFT 0x10 #define CGTS_CU4_SP0_CTRL_REG__SP01_OVERRIDE_MASK 0x800000 #define CGTS_CU4_SP0_CTRL_REG__SP01_OVERRIDE__SHIFT 0x17 #define CGTS_CU4_SP0_CTRL_REG__SP01_BUSY_OVERRIDE_MASK 0x3000000 #define CGTS_CU4_SP0_CTRL_REG__SP01_BUSY_OVERRIDE__SHIFT 0x18 #define CGTS_CU4_SP0_CTRL_REG__SP01_LS_OVERRIDE_MASK 0x4000000 #define CGTS_CU4_SP0_CTRL_REG__SP01_LS_OVERRIDE__SHIFT 0x1a #define CGTS_CU4_SP0_CTRL_REG__SP01_SIMDBUSY_OVERRIDE_MASK 0x8000000 #define CGTS_CU4_SP0_CTRL_REG__SP01_SIMDBUSY_OVERRIDE__SHIFT 0x1b #define CGTS_CU4_LDS_SQ_CTRL_REG__LDS_MASK 0x7f #define CGTS_CU4_LDS_SQ_CTRL_REG__LDS__SHIFT 0x0 #define CGTS_CU4_LDS_SQ_CTRL_REG__LDS_OVERRIDE_MASK 0x80 #define CGTS_CU4_LDS_SQ_CTRL_REG__LDS_OVERRIDE__SHIFT 0x7 #define CGTS_CU4_LDS_SQ_CTRL_REG__LDS_BUSY_OVERRIDE_MASK 0x300 #define CGTS_CU4_LDS_SQ_CTRL_REG__LDS_BUSY_OVERRIDE__SHIFT 0x8 #define CGTS_CU4_LDS_SQ_CTRL_REG__LDS_LS_OVERRIDE_MASK 0x400 #define CGTS_CU4_LDS_SQ_CTRL_REG__LDS_LS_OVERRIDE__SHIFT 0xa #define CGTS_CU4_LDS_SQ_CTRL_REG__LDS_SIMDBUSY_OVERRIDE_MASK 0x800 #define CGTS_CU4_LDS_SQ_CTRL_REG__LDS_SIMDBUSY_OVERRIDE__SHIFT 0xb #define CGTS_CU4_LDS_SQ_CTRL_REG__SQ_MASK 0x7f0000 #define CGTS_CU4_LDS_SQ_CTRL_REG__SQ__SHIFT 0x10 #define CGTS_CU4_LDS_SQ_CTRL_REG__SQ_OVERRIDE_MASK 0x800000 #define CGTS_CU4_LDS_SQ_CTRL_REG__SQ_OVERRIDE__SHIFT 0x17 #define CGTS_CU4_LDS_SQ_CTRL_REG__SQ_BUSY_OVERRIDE_MASK 0x3000000 #define CGTS_CU4_LDS_SQ_CTRL_REG__SQ_BUSY_OVERRIDE__SHIFT 0x18 #define CGTS_CU4_LDS_SQ_CTRL_REG__SQ_LS_OVERRIDE_MASK 0x4000000 #define CGTS_CU4_LDS_SQ_CTRL_REG__SQ_LS_OVERRIDE__SHIFT 0x1a #define CGTS_CU4_LDS_SQ_CTRL_REG__SQ_SIMDBUSY_OVERRIDE_MASK 0x8000000 #define CGTS_CU4_LDS_SQ_CTRL_REG__SQ_SIMDBUSY_OVERRIDE__SHIFT 0x1b #define CGTS_CU4_TA_SQC_CTRL_REG__TA_MASK 0x7f #define CGTS_CU4_TA_SQC_CTRL_REG__TA__SHIFT 0x0 #define CGTS_CU4_TA_SQC_CTRL_REG__TA_OVERRIDE_MASK 0x80 #define CGTS_CU4_TA_SQC_CTRL_REG__TA_OVERRIDE__SHIFT 0x7 #define CGTS_CU4_TA_SQC_CTRL_REG__TA_BUSY_OVERRIDE_MASK 0x300 #define CGTS_CU4_TA_SQC_CTRL_REG__TA_BUSY_OVERRIDE__SHIFT 0x8 #define CGTS_CU4_TA_SQC_CTRL_REG__TA_LS_OVERRIDE_MASK 0x400 #define CGTS_CU4_TA_SQC_CTRL_REG__TA_LS_OVERRIDE__SHIFT 0xa #define CGTS_CU4_TA_SQC_CTRL_REG__TA_SIMDBUSY_OVERRIDE_MASK 0x800 #define CGTS_CU4_TA_SQC_CTRL_REG__TA_SIMDBUSY_OVERRIDE__SHIFT 0xb #define CGTS_CU4_TA_SQC_CTRL_REG__SQC_MASK 0x7f0000 #define CGTS_CU4_TA_SQC_CTRL_REG__SQC__SHIFT 0x10 #define CGTS_CU4_TA_SQC_CTRL_REG__SQC_OVERRIDE_MASK 0x800000 #define CGTS_CU4_TA_SQC_CTRL_REG__SQC_OVERRIDE__SHIFT 0x17 #define CGTS_CU4_TA_SQC_CTRL_REG__SQC_BUSY_OVERRIDE_MASK 0x3000000 #define CGTS_CU4_TA_SQC_CTRL_REG__SQC_BUSY_OVERRIDE__SHIFT 0x18 #define CGTS_CU4_TA_SQC_CTRL_REG__SQC_LS_OVERRIDE_MASK 0x4000000 #define CGTS_CU4_TA_SQC_CTRL_REG__SQC_LS_OVERRIDE__SHIFT 0x1a #define CGTS_CU4_TA_SQC_CTRL_REG__SQC_SIMDBUSY_OVERRIDE_MASK 0x8000000 #define CGTS_CU4_TA_SQC_CTRL_REG__SQC_SIMDBUSY_OVERRIDE__SHIFT 0x1b #define CGTS_CU4_SP1_CTRL_REG__SP10_MASK 0x7f #define CGTS_CU4_SP1_CTRL_REG__SP10__SHIFT 0x0 #define CGTS_CU4_SP1_CTRL_REG__SP10_OVERRIDE_MASK 0x80 #define CGTS_CU4_SP1_CTRL_REG__SP10_OVERRIDE__SHIFT 0x7 #define CGTS_CU4_SP1_CTRL_REG__SP10_BUSY_OVERRIDE_MASK 0x300 #define CGTS_CU4_SP1_CTRL_REG__SP10_BUSY_OVERRIDE__SHIFT 0x8 #define CGTS_CU4_SP1_CTRL_REG__SP10_LS_OVERRIDE_MASK 0x400 #define CGTS_CU4_SP1_CTRL_REG__SP10_LS_OVERRIDE__SHIFT 0xa #define CGTS_CU4_SP1_CTRL_REG__SP10_SIMDBUSY_OVERRIDE_MASK 0x800 #define CGTS_CU4_SP1_CTRL_REG__SP10_SIMDBUSY_OVERRIDE__SHIFT 0xb #define CGTS_CU4_SP1_CTRL_REG__SP11_MASK 0x7f0000 #define CGTS_CU4_SP1_CTRL_REG__SP11__SHIFT 0x10 #define CGTS_CU4_SP1_CTRL_REG__SP11_OVERRIDE_MASK 0x800000 #define CGTS_CU4_SP1_CTRL_REG__SP11_OVERRIDE__SHIFT 0x17 #define CGTS_CU4_SP1_CTRL_REG__SP11_BUSY_OVERRIDE_MASK 0x3000000 #define CGTS_CU4_SP1_CTRL_REG__SP11_BUSY_OVERRIDE__SHIFT 0x18 #define CGTS_CU4_SP1_CTRL_REG__SP11_LS_OVERRIDE_MASK 0x4000000 #define CGTS_CU4_SP1_CTRL_REG__SP11_LS_OVERRIDE__SHIFT 0x1a #define CGTS_CU4_SP1_CTRL_REG__SP11_SIMDBUSY_OVERRIDE_MASK 0x8000000 #define CGTS_CU4_SP1_CTRL_REG__SP11_SIMDBUSY_OVERRIDE__SHIFT 0x1b #define CGTS_CU4_TD_TCP_CTRL_REG__TD_MASK 0x7f #define CGTS_CU4_TD_TCP_CTRL_REG__TD__SHIFT 0x0 #define CGTS_CU4_TD_TCP_CTRL_REG__TD_OVERRIDE_MASK 0x80 #define CGTS_CU4_TD_TCP_CTRL_REG__TD_OVERRIDE__SHIFT 0x7 #define CGTS_CU4_TD_TCP_CTRL_REG__TD_BUSY_OVERRIDE_MASK 0x300 #define CGTS_CU4_TD_TCP_CTRL_REG__TD_BUSY_OVERRIDE__SHIFT 0x8 #define CGTS_CU4_TD_TCP_CTRL_REG__TD_LS_OVERRIDE_MASK 0x400 #define CGTS_CU4_TD_TCP_CTRL_REG__TD_LS_OVERRIDE__SHIFT 0xa #define CGTS_CU4_TD_TCP_CTRL_REG__TD_SIMDBUSY_OVERRIDE_MASK 0x800 #define CGTS_CU4_TD_TCP_CTRL_REG__TD_SIMDBUSY_OVERRIDE__SHIFT 0xb #define CGTS_CU4_TD_TCP_CTRL_REG__TCP_MASK 0x7f0000 #define CGTS_CU4_TD_TCP_CTRL_REG__TCP__SHIFT 0x10 #define CGTS_CU4_TD_TCP_CTRL_REG__TCP_OVERRIDE_MASK 0x800000 #define CGTS_CU4_TD_TCP_CTRL_REG__TCP_OVERRIDE__SHIFT 0x17 #define CGTS_CU4_TD_TCP_CTRL_REG__TCP_BUSY_OVERRIDE_MASK 0x3000000 #define CGTS_CU4_TD_TCP_CTRL_REG__TCP_BUSY_OVERRIDE__SHIFT 0x18 #define CGTS_CU4_TD_TCP_CTRL_REG__TCP_LS_OVERRIDE_MASK 0x4000000 #define CGTS_CU4_TD_TCP_CTRL_REG__TCP_LS_OVERRIDE__SHIFT 0x1a #define CGTS_CU4_TD_TCP_CTRL_REG__TCP_SIMDBUSY_OVERRIDE_MASK 0x8000000 #define CGTS_CU4_TD_TCP_CTRL_REG__TCP_SIMDBUSY_OVERRIDE__SHIFT 0x1b #define CGTS_CU5_SP0_CTRL_REG__SP00_MASK 0x7f #define CGTS_CU5_SP0_CTRL_REG__SP00__SHIFT 0x0 #define CGTS_CU5_SP0_CTRL_REG__SP00_OVERRIDE_MASK 0x80 #define CGTS_CU5_SP0_CTRL_REG__SP00_OVERRIDE__SHIFT 0x7 #define CGTS_CU5_SP0_CTRL_REG__SP00_BUSY_OVERRIDE_MASK 0x300 #define CGTS_CU5_SP0_CTRL_REG__SP00_BUSY_OVERRIDE__SHIFT 0x8 #define CGTS_CU5_SP0_CTRL_REG__SP00_LS_OVERRIDE_MASK 0x400 #define CGTS_CU5_SP0_CTRL_REG__SP00_LS_OVERRIDE__SHIFT 0xa #define CGTS_CU5_SP0_CTRL_REG__SP00_SIMDBUSY_OVERRIDE_MASK 0x800 #define CGTS_CU5_SP0_CTRL_REG__SP00_SIMDBUSY_OVERRIDE__SHIFT 0xb #define CGTS_CU5_SP0_CTRL_REG__SP01_MASK 0x7f0000 #define CGTS_CU5_SP0_CTRL_REG__SP01__SHIFT 0x10 #define CGTS_CU5_SP0_CTRL_REG__SP01_OVERRIDE_MASK 0x800000 #define CGTS_CU5_SP0_CTRL_REG__SP01_OVERRIDE__SHIFT 0x17 #define CGTS_CU5_SP0_CTRL_REG__SP01_BUSY_OVERRIDE_MASK 0x3000000 #define CGTS_CU5_SP0_CTRL_REG__SP01_BUSY_OVERRIDE__SHIFT 0x18 #define CGTS_CU5_SP0_CTRL_REG__SP01_LS_OVERRIDE_MASK 0x4000000 #define CGTS_CU5_SP0_CTRL_REG__SP01_LS_OVERRIDE__SHIFT 0x1a #define CGTS_CU5_SP0_CTRL_REG__SP01_SIMDBUSY_OVERRIDE_MASK 0x8000000 #define CGTS_CU5_SP0_CTRL_REG__SP01_SIMDBUSY_OVERRIDE__SHIFT 0x1b #define CGTS_CU5_LDS_SQ_CTRL_REG__LDS_MASK 0x7f #define CGTS_CU5_LDS_SQ_CTRL_REG__LDS__SHIFT 0x0 #define CGTS_CU5_LDS_SQ_CTRL_REG__LDS_OVERRIDE_MASK 0x80 #define CGTS_CU5_LDS_SQ_CTRL_REG__LDS_OVERRIDE__SHIFT 0x7 #define CGTS_CU5_LDS_SQ_CTRL_REG__LDS_BUSY_OVERRIDE_MASK 0x300 #define CGTS_CU5_LDS_SQ_CTRL_REG__LDS_BUSY_OVERRIDE__SHIFT 0x8 #define CGTS_CU5_LDS_SQ_CTRL_REG__LDS_LS_OVERRIDE_MASK 0x400 #define CGTS_CU5_LDS_SQ_CTRL_REG__LDS_LS_OVERRIDE__SHIFT 0xa #define CGTS_CU5_LDS_SQ_CTRL_REG__LDS_SIMDBUSY_OVERRIDE_MASK 0x800 #define CGTS_CU5_LDS_SQ_CTRL_REG__LDS_SIMDBUSY_OVERRIDE__SHIFT 0xb #define CGTS_CU5_LDS_SQ_CTRL_REG__SQ_MASK 0x7f0000 #define CGTS_CU5_LDS_SQ_CTRL_REG__SQ__SHIFT 0x10 #define CGTS_CU5_LDS_SQ_CTRL_REG__SQ_OVERRIDE_MASK 0x800000 #define CGTS_CU5_LDS_SQ_CTRL_REG__SQ_OVERRIDE__SHIFT 0x17 #define CGTS_CU5_LDS_SQ_CTRL_REG__SQ_BUSY_OVERRIDE_MASK 0x3000000 #define CGTS_CU5_LDS_SQ_CTRL_REG__SQ_BUSY_OVERRIDE__SHIFT 0x18 #define CGTS_CU5_LDS_SQ_CTRL_REG__SQ_LS_OVERRIDE_MASK 0x4000000 #define CGTS_CU5_LDS_SQ_CTRL_REG__SQ_LS_OVERRIDE__SHIFT 0x1a #define CGTS_CU5_LDS_SQ_CTRL_REG__SQ_SIMDBUSY_OVERRIDE_MASK 0x8000000 #define CGTS_CU5_LDS_SQ_CTRL_REG__SQ_SIMDBUSY_OVERRIDE__SHIFT 0x1b #define CGTS_CU5_TA_CTRL_REG__TA_MASK 0x7f #define CGTS_CU5_TA_CTRL_REG__TA__SHIFT 0x0 #define CGTS_CU5_TA_CTRL_REG__TA_OVERRIDE_MASK 0x80 #define CGTS_CU5_TA_CTRL_REG__TA_OVERRIDE__SHIFT 0x7 #define CGTS_CU5_TA_CTRL_REG__TA_BUSY_OVERRIDE_MASK 0x300 #define CGTS_CU5_TA_CTRL_REG__TA_BUSY_OVERRIDE__SHIFT 0x8 #define CGTS_CU5_TA_CTRL_REG__TA_LS_OVERRIDE_MASK 0x400 #define CGTS_CU5_TA_CTRL_REG__TA_LS_OVERRIDE__SHIFT 0xa #define CGTS_CU5_TA_CTRL_REG__TA_SIMDBUSY_OVERRIDE_MASK 0x800 #define CGTS_CU5_TA_CTRL_REG__TA_SIMDBUSY_OVERRIDE__SHIFT 0xb #define CGTS_CU5_SP1_CTRL_REG__SP10_MASK 0x7f #define CGTS_CU5_SP1_CTRL_REG__SP10__SHIFT 0x0 #define CGTS_CU5_SP1_CTRL_REG__SP10_OVERRIDE_MASK 0x80 #define CGTS_CU5_SP1_CTRL_REG__SP10_OVERRIDE__SHIFT 0x7 #define CGTS_CU5_SP1_CTRL_REG__SP10_BUSY_OVERRIDE_MASK 0x300 #define CGTS_CU5_SP1_CTRL_REG__SP10_BUSY_OVERRIDE__SHIFT 0x8 #define CGTS_CU5_SP1_CTRL_REG__SP10_LS_OVERRIDE_MASK 0x400 #define CGTS_CU5_SP1_CTRL_REG__SP10_LS_OVERRIDE__SHIFT 0xa #define CGTS_CU5_SP1_CTRL_REG__SP10_SIMDBUSY_OVERRIDE_MASK 0x800 #define CGTS_CU5_SP1_CTRL_REG__SP10_SIMDBUSY_OVERRIDE__SHIFT 0xb #define CGTS_CU5_SP1_CTRL_REG__SP11_MASK 0x7f0000 #define CGTS_CU5_SP1_CTRL_REG__SP11__SHIFT 0x10 #define CGTS_CU5_SP1_CTRL_REG__SP11_OVERRIDE_MASK 0x800000 #define CGTS_CU5_SP1_CTRL_REG__SP11_OVERRIDE__SHIFT 0x17 #define CGTS_CU5_SP1_CTRL_REG__SP11_BUSY_OVERRIDE_MASK 0x3000000 #define CGTS_CU5_SP1_CTRL_REG__SP11_BUSY_OVERRIDE__SHIFT 0x18 #define CGTS_CU5_SP1_CTRL_REG__SP11_LS_OVERRIDE_MASK 0x4000000 #define CGTS_CU5_SP1_CTRL_REG__SP11_LS_OVERRIDE__SHIFT 0x1a #define CGTS_CU5_SP1_CTRL_REG__SP11_SIMDBUSY_OVERRIDE_MASK 0x8000000 #define CGTS_CU5_SP1_CTRL_REG__SP11_SIMDBUSY_OVERRIDE__SHIFT 0x1b #define CGTS_CU5_TD_TCP_CTRL_REG__TD_MASK 0x7f #define CGTS_CU5_TD_TCP_CTRL_REG__TD__SHIFT 0x0 #define CGTS_CU5_TD_TCP_CTRL_REG__TD_OVERRIDE_MASK 0x80 #define CGTS_CU5_TD_TCP_CTRL_REG__TD_OVERRIDE__SHIFT 0x7 #define CGTS_CU5_TD_TCP_CTRL_REG__TD_BUSY_OVERRIDE_MASK 0x300 #define CGTS_CU5_TD_TCP_CTRL_REG__TD_BUSY_OVERRIDE__SHIFT 0x8 #define CGTS_CU5_TD_TCP_CTRL_REG__TD_LS_OVERRIDE_MASK 0x400 #define CGTS_CU5_TD_TCP_CTRL_REG__TD_LS_OVERRIDE__SHIFT 0xa #define CGTS_CU5_TD_TCP_CTRL_REG__TD_SIMDBUSY_OVERRIDE_MASK 0x800 #define CGTS_CU5_TD_TCP_CTRL_REG__TD_SIMDBUSY_OVERRIDE__SHIFT 0xb #define CGTS_CU5_TD_TCP_CTRL_REG__TCP_MASK 0x7f0000 #define CGTS_CU5_TD_TCP_CTRL_REG__TCP__SHIFT 0x10 #define CGTS_CU5_TD_TCP_CTRL_REG__TCP_OVERRIDE_MASK 0x800000 #define CGTS_CU5_TD_TCP_CTRL_REG__TCP_OVERRIDE__SHIFT 0x17 #define CGTS_CU5_TD_TCP_CTRL_REG__TCP_BUSY_OVERRIDE_MASK 0x3000000 #define CGTS_CU5_TD_TCP_CTRL_REG__TCP_BUSY_OVERRIDE__SHIFT 0x18 #define CGTS_CU5_TD_TCP_CTRL_REG__TCP_LS_OVERRIDE_MASK 0x4000000 #define CGTS_CU5_TD_TCP_CTRL_REG__TCP_LS_OVERRIDE__SHIFT 0x1a #define CGTS_CU5_TD_TCP_CTRL_REG__TCP_SIMDBUSY_OVERRIDE_MASK 0x8000000 #define CGTS_CU5_TD_TCP_CTRL_REG__TCP_SIMDBUSY_OVERRIDE__SHIFT 0x1b #define CGTS_CU6_SP0_CTRL_REG__SP00_MASK 0x7f #define CGTS_CU6_SP0_CTRL_REG__SP00__SHIFT 0x0 #define CGTS_CU6_SP0_CTRL_REG__SP00_OVERRIDE_MASK 0x80 #define CGTS_CU6_SP0_CTRL_REG__SP00_OVERRIDE__SHIFT 0x7 #define CGTS_CU6_SP0_CTRL_REG__SP00_BUSY_OVERRIDE_MASK 0x300 #define CGTS_CU6_SP0_CTRL_REG__SP00_BUSY_OVERRIDE__SHIFT 0x8 #define CGTS_CU6_SP0_CTRL_REG__SP00_LS_OVERRIDE_MASK 0x400 #define CGTS_CU6_SP0_CTRL_REG__SP00_LS_OVERRIDE__SHIFT 0xa #define CGTS_CU6_SP0_CTRL_REG__SP00_SIMDBUSY_OVERRIDE_MASK 0x800 #define CGTS_CU6_SP0_CTRL_REG__SP00_SIMDBUSY_OVERRIDE__SHIFT 0xb #define CGTS_CU6_SP0_CTRL_REG__SP01_MASK 0x7f0000 #define CGTS_CU6_SP0_CTRL_REG__SP01__SHIFT 0x10 #define CGTS_CU6_SP0_CTRL_REG__SP01_OVERRIDE_MASK 0x800000 #define CGTS_CU6_SP0_CTRL_REG__SP01_OVERRIDE__SHIFT 0x17 #define CGTS_CU6_SP0_CTRL_REG__SP01_BUSY_OVERRIDE_MASK 0x3000000 #define CGTS_CU6_SP0_CTRL_REG__SP01_BUSY_OVERRIDE__SHIFT 0x18 #define CGTS_CU6_SP0_CTRL_REG__SP01_LS_OVERRIDE_MASK 0x4000000 #define CGTS_CU6_SP0_CTRL_REG__SP01_LS_OVERRIDE__SHIFT 0x1a #define CGTS_CU6_SP0_CTRL_REG__SP01_SIMDBUSY_OVERRIDE_MASK 0x8000000 #define CGTS_CU6_SP0_CTRL_REG__SP01_SIMDBUSY_OVERRIDE__SHIFT 0x1b #define CGTS_CU6_LDS_SQ_CTRL_REG__LDS_MASK 0x7f #define CGTS_CU6_LDS_SQ_CTRL_REG__LDS__SHIFT 0x0 #define CGTS_CU6_LDS_SQ_CTRL_REG__LDS_OVERRIDE_MASK 0x80 #define CGTS_CU6_LDS_SQ_CTRL_REG__LDS_OVERRIDE__SHIFT 0x7 #define CGTS_CU6_LDS_SQ_CTRL_REG__LDS_BUSY_OVERRIDE_MASK 0x300 #define CGTS_CU6_LDS_SQ_CTRL_REG__LDS_BUSY_OVERRIDE__SHIFT 0x8 #define CGTS_CU6_LDS_SQ_CTRL_REG__LDS_LS_OVERRIDE_MASK 0x400 #define CGTS_CU6_LDS_SQ_CTRL_REG__LDS_LS_OVERRIDE__SHIFT 0xa #define CGTS_CU6_LDS_SQ_CTRL_REG__LDS_SIMDBUSY_OVERRIDE_MASK 0x800 #define CGTS_CU6_LDS_SQ_CTRL_REG__LDS_SIMDBUSY_OVERRIDE__SHIFT 0xb #define CGTS_CU6_LDS_SQ_CTRL_REG__SQ_MASK 0x7f0000 #define CGTS_CU6_LDS_SQ_CTRL_REG__SQ__SHIFT 0x10 #define CGTS_CU6_LDS_SQ_CTRL_REG__SQ_OVERRIDE_MASK 0x800000 #define CGTS_CU6_LDS_SQ_CTRL_REG__SQ_OVERRIDE__SHIFT 0x17 #define CGTS_CU6_LDS_SQ_CTRL_REG__SQ_BUSY_OVERRIDE_MASK 0x3000000 #define CGTS_CU6_LDS_SQ_CTRL_REG__SQ_BUSY_OVERRIDE__SHIFT 0x18 #define CGTS_CU6_LDS_SQ_CTRL_REG__SQ_LS_OVERRIDE_MASK 0x4000000 #define CGTS_CU6_LDS_SQ_CTRL_REG__SQ_LS_OVERRIDE__SHIFT 0x1a #define CGTS_CU6_LDS_SQ_CTRL_REG__SQ_SIMDBUSY_OVERRIDE_MASK 0x8000000 #define CGTS_CU6_LDS_SQ_CTRL_REG__SQ_SIMDBUSY_OVERRIDE__SHIFT 0x1b #define CGTS_CU6_TA_CTRL_REG__TA_MASK 0x7f #define CGTS_CU6_TA_CTRL_REG__TA__SHIFT 0x0 #define CGTS_CU6_TA_CTRL_REG__TA_OVERRIDE_MASK 0x80 #define CGTS_CU6_TA_CTRL_REG__TA_OVERRIDE__SHIFT 0x7 #define CGTS_CU6_TA_CTRL_REG__TA_BUSY_OVERRIDE_MASK 0x300 #define CGTS_CU6_TA_CTRL_REG__TA_BUSY_OVERRIDE__SHIFT 0x8 #define CGTS_CU6_TA_CTRL_REG__TA_LS_OVERRIDE_MASK 0x400 #define CGTS_CU6_TA_CTRL_REG__TA_LS_OVERRIDE__SHIFT 0xa #define CGTS_CU6_TA_CTRL_REG__TA_SIMDBUSY_OVERRIDE_MASK 0x800 #define CGTS_CU6_TA_CTRL_REG__TA_SIMDBUSY_OVERRIDE__SHIFT 0xb #define CGTS_CU6_SP1_CTRL_REG__SP10_MASK 0x7f #define CGTS_CU6_SP1_CTRL_REG__SP10__SHIFT 0x0 #define CGTS_CU6_SP1_CTRL_REG__SP10_OVERRIDE_MASK 0x80 #define CGTS_CU6_SP1_CTRL_REG__SP10_OVERRIDE__SHIFT 0x7 #define CGTS_CU6_SP1_CTRL_REG__SP10_BUSY_OVERRIDE_MASK 0x300 #define CGTS_CU6_SP1_CTRL_REG__SP10_BUSY_OVERRIDE__SHIFT 0x8 #define CGTS_CU6_SP1_CTRL_REG__SP10_LS_OVERRIDE_MASK 0x400 #define CGTS_CU6_SP1_CTRL_REG__SP10_LS_OVERRIDE__SHIFT 0xa #define CGTS_CU6_SP1_CTRL_REG__SP10_SIMDBUSY_OVERRIDE_MASK 0x800 #define CGTS_CU6_SP1_CTRL_REG__SP10_SIMDBUSY_OVERRIDE__SHIFT 0xb #define CGTS_CU6_SP1_CTRL_REG__SP11_MASK 0x7f0000 #define CGTS_CU6_SP1_CTRL_REG__SP11__SHIFT 0x10 #define CGTS_CU6_SP1_CTRL_REG__SP11_OVERRIDE_MASK 0x800000 #define CGTS_CU6_SP1_CTRL_REG__SP11_OVERRIDE__SHIFT 0x17 #define CGTS_CU6_SP1_CTRL_REG__SP11_BUSY_OVERRIDE_MASK 0x3000000 #define CGTS_CU6_SP1_CTRL_REG__SP11_BUSY_OVERRIDE__SHIFT 0x18 #define CGTS_CU6_SP1_CTRL_REG__SP11_LS_OVERRIDE_MASK 0x4000000 #define CGTS_CU6_SP1_CTRL_REG__SP11_LS_OVERRIDE__SHIFT 0x1a #define CGTS_CU6_SP1_CTRL_REG__SP11_SIMDBUSY_OVERRIDE_MASK 0x8000000 #define CGTS_CU6_SP1_CTRL_REG__SP11_SIMDBUSY_OVERRIDE__SHIFT 0x1b #define CGTS_CU6_TD_TCP_CTRL_REG__TD_MASK 0x7f #define CGTS_CU6_TD_TCP_CTRL_REG__TD__SHIFT 0x0 #define CGTS_CU6_TD_TCP_CTRL_REG__TD_OVERRIDE_MASK 0x80 #define CGTS_CU6_TD_TCP_CTRL_REG__TD_OVERRIDE__SHIFT 0x7 #define CGTS_CU6_TD_TCP_CTRL_REG__TD_BUSY_OVERRIDE_MASK 0x300 #define CGTS_CU6_TD_TCP_CTRL_REG__TD_BUSY_OVERRIDE__SHIFT 0x8 #define CGTS_CU6_TD_TCP_CTRL_REG__TD_LS_OVERRIDE_MASK 0x400 #define CGTS_CU6_TD_TCP_CTRL_REG__TD_LS_OVERRIDE__SHIFT 0xa #define CGTS_CU6_TD_TCP_CTRL_REG__TD_SIMDBUSY_OVERRIDE_MASK 0x800 #define CGTS_CU6_TD_TCP_CTRL_REG__TD_SIMDBUSY_OVERRIDE__SHIFT 0xb #define CGTS_CU6_TD_TCP_CTRL_REG__TCP_MASK 0x7f0000 #define CGTS_CU6_TD_TCP_CTRL_REG__TCP__SHIFT 0x10 #define CGTS_CU6_TD_TCP_CTRL_REG__TCP_OVERRIDE_MASK 0x800000 #define CGTS_CU6_TD_TCP_CTRL_REG__TCP_OVERRIDE__SHIFT 0x17 #define CGTS_CU6_TD_TCP_CTRL_REG__TCP_BUSY_OVERRIDE_MASK 0x3000000 #define CGTS_CU6_TD_TCP_CTRL_REG__TCP_BUSY_OVERRIDE__SHIFT 0x18 #define CGTS_CU6_TD_TCP_CTRL_REG__TCP_LS_OVERRIDE_MASK 0x4000000 #define CGTS_CU6_TD_TCP_CTRL_REG__TCP_LS_OVERRIDE__SHIFT 0x1a #define CGTS_CU6_TD_TCP_CTRL_REG__TCP_SIMDBUSY_OVERRIDE_MASK 0x8000000 #define CGTS_CU6_TD_TCP_CTRL_REG__TCP_SIMDBUSY_OVERRIDE__SHIFT 0x1b #define CGTS_CU7_SP0_CTRL_REG__SP00_MASK 0x7f #define CGTS_CU7_SP0_CTRL_REG__SP00__SHIFT 0x0 #define CGTS_CU7_SP0_CTRL_REG__SP00_OVERRIDE_MASK 0x80 #define CGTS_CU7_SP0_CTRL_REG__SP00_OVERRIDE__SHIFT 0x7 #define CGTS_CU7_SP0_CTRL_REG__SP00_BUSY_OVERRIDE_MASK 0x300 #define CGTS_CU7_SP0_CTRL_REG__SP00_BUSY_OVERRIDE__SHIFT 0x8 #define CGTS_CU7_SP0_CTRL_REG__SP00_LS_OVERRIDE_MASK 0x400 #define CGTS_CU7_SP0_CTRL_REG__SP00_LS_OVERRIDE__SHIFT 0xa #define CGTS_CU7_SP0_CTRL_REG__SP00_SIMDBUSY_OVERRIDE_MASK 0x800 #define CGTS_CU7_SP0_CTRL_REG__SP00_SIMDBUSY_OVERRIDE__SHIFT 0xb #define CGTS_CU7_SP0_CTRL_REG__SP01_MASK 0x7f0000 #define CGTS_CU7_SP0_CTRL_REG__SP01__SHIFT 0x10 #define CGTS_CU7_SP0_CTRL_REG__SP01_OVERRIDE_MASK 0x800000 #define CGTS_CU7_SP0_CTRL_REG__SP01_OVERRIDE__SHIFT 0x17 #define CGTS_CU7_SP0_CTRL_REG__SP01_BUSY_OVERRIDE_MASK 0x3000000 #define CGTS_CU7_SP0_CTRL_REG__SP01_BUSY_OVERRIDE__SHIFT 0x18 #define CGTS_CU7_SP0_CTRL_REG__SP01_LS_OVERRIDE_MASK 0x4000000 #define CGTS_CU7_SP0_CTRL_REG__SP01_LS_OVERRIDE__SHIFT 0x1a #define CGTS_CU7_SP0_CTRL_REG__SP01_SIMDBUSY_OVERRIDE_MASK 0x8000000 #define CGTS_CU7_SP0_CTRL_REG__SP01_SIMDBUSY_OVERRIDE__SHIFT 0x1b #define CGTS_CU7_LDS_SQ_CTRL_REG__LDS_MASK 0x7f #define CGTS_CU7_LDS_SQ_CTRL_REG__LDS__SHIFT 0x0 #define CGTS_CU7_LDS_SQ_CTRL_REG__LDS_OVERRIDE_MASK 0x80 #define CGTS_CU7_LDS_SQ_CTRL_REG__LDS_OVERRIDE__SHIFT 0x7 #define CGTS_CU7_LDS_SQ_CTRL_REG__LDS_BUSY_OVERRIDE_MASK 0x300 #define CGTS_CU7_LDS_SQ_CTRL_REG__LDS_BUSY_OVERRIDE__SHIFT 0x8 #define CGTS_CU7_LDS_SQ_CTRL_REG__LDS_LS_OVERRIDE_MASK 0x400 #define CGTS_CU7_LDS_SQ_CTRL_REG__LDS_LS_OVERRIDE__SHIFT 0xa #define CGTS_CU7_LDS_SQ_CTRL_REG__LDS_SIMDBUSY_OVERRIDE_MASK 0x800 #define CGTS_CU7_LDS_SQ_CTRL_REG__LDS_SIMDBUSY_OVERRIDE__SHIFT 0xb #define CGTS_CU7_LDS_SQ_CTRL_REG__SQ_MASK 0x7f0000 #define CGTS_CU7_LDS_SQ_CTRL_REG__SQ__SHIFT 0x10 #define CGTS_CU7_LDS_SQ_CTRL_REG__SQ_OVERRIDE_MASK 0x800000 #define CGTS_CU7_LDS_SQ_CTRL_REG__SQ_OVERRIDE__SHIFT 0x17 #define CGTS_CU7_LDS_SQ_CTRL_REG__SQ_BUSY_OVERRIDE_MASK 0x3000000 #define CGTS_CU7_LDS_SQ_CTRL_REG__SQ_BUSY_OVERRIDE__SHIFT 0x18 #define CGTS_CU7_LDS_SQ_CTRL_REG__SQ_LS_OVERRIDE_MASK 0x4000000 #define CGTS_CU7_LDS_SQ_CTRL_REG__SQ_LS_OVERRIDE__SHIFT 0x1a #define CGTS_CU7_LDS_SQ_CTRL_REG__SQ_SIMDBUSY_OVERRIDE_MASK 0x8000000 #define CGTS_CU7_LDS_SQ_CTRL_REG__SQ_SIMDBUSY_OVERRIDE__SHIFT 0x1b #define CGTS_CU7_TA_CTRL_REG__TA_MASK 0x7f #define CGTS_CU7_TA_CTRL_REG__TA__SHIFT 0x0 #define CGTS_CU7_TA_CTRL_REG__TA_OVERRIDE_MASK 0x80 #define CGTS_CU7_TA_CTRL_REG__TA_OVERRIDE__SHIFT 0x7 #define CGTS_CU7_TA_CTRL_REG__TA_BUSY_OVERRIDE_MASK 0x300 #define CGTS_CU7_TA_CTRL_REG__TA_BUSY_OVERRIDE__SHIFT 0x8 #define CGTS_CU7_TA_CTRL_REG__TA_LS_OVERRIDE_MASK 0x400 #define CGTS_CU7_TA_CTRL_REG__TA_LS_OVERRIDE__SHIFT 0xa #define CGTS_CU7_TA_CTRL_REG__TA_SIMDBUSY_OVERRIDE_MASK 0x800 #define CGTS_CU7_TA_CTRL_REG__TA_SIMDBUSY_OVERRIDE__SHIFT 0xb #define CGTS_CU7_SP1_CTRL_REG__SP10_MASK 0x7f #define CGTS_CU7_SP1_CTRL_REG__SP10__SHIFT 0x0 #define CGTS_CU7_SP1_CTRL_REG__SP10_OVERRIDE_MASK 0x80 #define CGTS_CU7_SP1_CTRL_REG__SP10_OVERRIDE__SHIFT 0x7 #define CGTS_CU7_SP1_CTRL_REG__SP10_BUSY_OVERRIDE_MASK 0x300 #define CGTS_CU7_SP1_CTRL_REG__SP10_BUSY_OVERRIDE__SHIFT 0x8 #define CGTS_CU7_SP1_CTRL_REG__SP10_LS_OVERRIDE_MASK 0x400 #define CGTS_CU7_SP1_CTRL_REG__SP10_LS_OVERRIDE__SHIFT 0xa #define CGTS_CU7_SP1_CTRL_REG__SP10_SIMDBUSY_OVERRIDE_MASK 0x800 #define CGTS_CU7_SP1_CTRL_REG__SP10_SIMDBUSY_OVERRIDE__SHIFT 0xb #define CGTS_CU7_SP1_CTRL_REG__SP11_MASK 0x7f0000 #define CGTS_CU7_SP1_CTRL_REG__SP11__SHIFT 0x10 #define CGTS_CU7_SP1_CTRL_REG__SP11_OVERRIDE_MASK 0x800000 #define CGTS_CU7_SP1_CTRL_REG__SP11_OVERRIDE__SHIFT 0x17 #define CGTS_CU7_SP1_CTRL_REG__SP11_BUSY_OVERRIDE_MASK 0x3000000 #define CGTS_CU7_SP1_CTRL_REG__SP11_BUSY_OVERRIDE__SHIFT 0x18 #define CGTS_CU7_SP1_CTRL_REG__SP11_LS_OVERRIDE_MASK 0x4000000 #define CGTS_CU7_SP1_CTRL_REG__SP11_LS_OVERRIDE__SHIFT 0x1a #define CGTS_CU7_SP1_CTRL_REG__SP11_SIMDBUSY_OVERRIDE_MASK 0x8000000 #define CGTS_CU7_SP1_CTRL_REG__SP11_SIMDBUSY_OVERRIDE__SHIFT 0x1b #define CGTS_CU7_TD_TCP_CTRL_REG__TD_MASK 0x7f #define CGTS_CU7_TD_TCP_CTRL_REG__TD__SHIFT 0x0 #define CGTS_CU7_TD_TCP_CTRL_REG__TD_OVERRIDE_MASK 0x80 #define CGTS_CU7_TD_TCP_CTRL_REG__TD_OVERRIDE__SHIFT 0x7 #define CGTS_CU7_TD_TCP_CTRL_REG__TD_BUSY_OVERRIDE_MASK 0x300 #define CGTS_CU7_TD_TCP_CTRL_REG__TD_BUSY_OVERRIDE__SHIFT 0x8 #define CGTS_CU7_TD_TCP_CTRL_REG__TD_LS_OVERRIDE_MASK 0x400 #define CGTS_CU7_TD_TCP_CTRL_REG__TD_LS_OVERRIDE__SHIFT 0xa #define CGTS_CU7_TD_TCP_CTRL_REG__TD_SIMDBUSY_OVERRIDE_MASK 0x800 #define CGTS_CU7_TD_TCP_CTRL_REG__TD_SIMDBUSY_OVERRIDE__SHIFT 0xb #define CGTS_CU7_TD_TCP_CTRL_REG__TCP_MASK 0x7f0000 #define CGTS_CU7_TD_TCP_CTRL_REG__TCP__SHIFT 0x10 #define CGTS_CU7_TD_TCP_CTRL_REG__TCP_OVERRIDE_MASK 0x800000 #define CGTS_CU7_TD_TCP_CTRL_REG__TCP_OVERRIDE__SHIFT 0x17 #define CGTS_CU7_TD_TCP_CTRL_REG__TCP_BUSY_OVERRIDE_MASK 0x3000000 #define CGTS_CU7_TD_TCP_CTRL_REG__TCP_BUSY_OVERRIDE__SHIFT 0x18 #define CGTS_CU7_TD_TCP_CTRL_REG__TCP_LS_OVERRIDE_MASK 0x4000000 #define CGTS_CU7_TD_TCP_CTRL_REG__TCP_LS_OVERRIDE__SHIFT 0x1a #define CGTS_CU7_TD_TCP_CTRL_REG__TCP_SIMDBUSY_OVERRIDE_MASK 0x8000000 #define CGTS_CU7_TD_TCP_CTRL_REG__TCP_SIMDBUSY_OVERRIDE__SHIFT 0x1b #define CGTS_CU8_SP0_CTRL_REG__SP00_MASK 0x7f #define CGTS_CU8_SP0_CTRL_REG__SP00__SHIFT 0x0 #define CGTS_CU8_SP0_CTRL_REG__SP00_OVERRIDE_MASK 0x80 #define CGTS_CU8_SP0_CTRL_REG__SP00_OVERRIDE__SHIFT 0x7 #define CGTS_CU8_SP0_CTRL_REG__SP00_BUSY_OVERRIDE_MASK 0x300 #define CGTS_CU8_SP0_CTRL_REG__SP00_BUSY_OVERRIDE__SHIFT 0x8 #define CGTS_CU8_SP0_CTRL_REG__SP00_LS_OVERRIDE_MASK 0x400 #define CGTS_CU8_SP0_CTRL_REG__SP00_LS_OVERRIDE__SHIFT 0xa #define CGTS_CU8_SP0_CTRL_REG__SP00_SIMDBUSY_OVERRIDE_MASK 0x800 #define CGTS_CU8_SP0_CTRL_REG__SP00_SIMDBUSY_OVERRIDE__SHIFT 0xb #define CGTS_CU8_SP0_CTRL_REG__SP01_MASK 0x7f0000 #define CGTS_CU8_SP0_CTRL_REG__SP01__SHIFT 0x10 #define CGTS_CU8_SP0_CTRL_REG__SP01_OVERRIDE_MASK 0x800000 #define CGTS_CU8_SP0_CTRL_REG__SP01_OVERRIDE__SHIFT 0x17 #define CGTS_CU8_SP0_CTRL_REG__SP01_BUSY_OVERRIDE_MASK 0x3000000 #define CGTS_CU8_SP0_CTRL_REG__SP01_BUSY_OVERRIDE__SHIFT 0x18 #define CGTS_CU8_SP0_CTRL_REG__SP01_LS_OVERRIDE_MASK 0x4000000 #define CGTS_CU8_SP0_CTRL_REG__SP01_LS_OVERRIDE__SHIFT 0x1a #define CGTS_CU8_SP0_CTRL_REG__SP01_SIMDBUSY_OVERRIDE_MASK 0x8000000 #define CGTS_CU8_SP0_CTRL_REG__SP01_SIMDBUSY_OVERRIDE__SHIFT 0x1b #define CGTS_CU8_LDS_SQ_CTRL_REG__LDS_MASK 0x7f #define CGTS_CU8_LDS_SQ_CTRL_REG__LDS__SHIFT 0x0 #define CGTS_CU8_LDS_SQ_CTRL_REG__LDS_OVERRIDE_MASK 0x80 #define CGTS_CU8_LDS_SQ_CTRL_REG__LDS_OVERRIDE__SHIFT 0x7 #define CGTS_CU8_LDS_SQ_CTRL_REG__LDS_BUSY_OVERRIDE_MASK 0x300 #define CGTS_CU8_LDS_SQ_CTRL_REG__LDS_BUSY_OVERRIDE__SHIFT 0x8 #define CGTS_CU8_LDS_SQ_CTRL_REG__LDS_LS_OVERRIDE_MASK 0x400 #define CGTS_CU8_LDS_SQ_CTRL_REG__LDS_LS_OVERRIDE__SHIFT 0xa #define CGTS_CU8_LDS_SQ_CTRL_REG__LDS_SIMDBUSY_OVERRIDE_MASK 0x800 #define CGTS_CU8_LDS_SQ_CTRL_REG__LDS_SIMDBUSY_OVERRIDE__SHIFT 0xb #define CGTS_CU8_LDS_SQ_CTRL_REG__SQ_MASK 0x7f0000 #define CGTS_CU8_LDS_SQ_CTRL_REG__SQ__SHIFT 0x10 #define CGTS_CU8_LDS_SQ_CTRL_REG__SQ_OVERRIDE_MASK 0x800000 #define CGTS_CU8_LDS_SQ_CTRL_REG__SQ_OVERRIDE__SHIFT 0x17 #define CGTS_CU8_LDS_SQ_CTRL_REG__SQ_BUSY_OVERRIDE_MASK 0x3000000 #define CGTS_CU8_LDS_SQ_CTRL_REG__SQ_BUSY_OVERRIDE__SHIFT 0x18 #define CGTS_CU8_LDS_SQ_CTRL_REG__SQ_LS_OVERRIDE_MASK 0x4000000 #define CGTS_CU8_LDS_SQ_CTRL_REG__SQ_LS_OVERRIDE__SHIFT 0x1a #define CGTS_CU8_LDS_SQ_CTRL_REG__SQ_SIMDBUSY_OVERRIDE_MASK 0x8000000 #define CGTS_CU8_LDS_SQ_CTRL_REG__SQ_SIMDBUSY_OVERRIDE__SHIFT 0x1b #define CGTS_CU8_TA_SQC_CTRL_REG__TA_MASK 0x7f #define CGTS_CU8_TA_SQC_CTRL_REG__TA__SHIFT 0x0 #define CGTS_CU8_TA_SQC_CTRL_REG__TA_OVERRIDE_MASK 0x80 #define CGTS_CU8_TA_SQC_CTRL_REG__TA_OVERRIDE__SHIFT 0x7 #define CGTS_CU8_TA_SQC_CTRL_REG__TA_BUSY_OVERRIDE_MASK 0x300 #define CGTS_CU8_TA_SQC_CTRL_REG__TA_BUSY_OVERRIDE__SHIFT 0x8 #define CGTS_CU8_TA_SQC_CTRL_REG__TA_LS_OVERRIDE_MASK 0x400 #define CGTS_CU8_TA_SQC_CTRL_REG__TA_LS_OVERRIDE__SHIFT 0xa #define CGTS_CU8_TA_SQC_CTRL_REG__TA_SIMDBUSY_OVERRIDE_MASK 0x800 #define CGTS_CU8_TA_SQC_CTRL_REG__TA_SIMDBUSY_OVERRIDE__SHIFT 0xb #define CGTS_CU8_TA_SQC_CTRL_REG__SQC_MASK 0x7f0000 #define CGTS_CU8_TA_SQC_CTRL_REG__SQC__SHIFT 0x10 #define CGTS_CU8_TA_SQC_CTRL_REG__SQC_OVERRIDE_MASK 0x800000 #define CGTS_CU8_TA_SQC_CTRL_REG__SQC_OVERRIDE__SHIFT 0x17 #define CGTS_CU8_TA_SQC_CTRL_REG__SQC_BUSY_OVERRIDE_MASK 0x3000000 #define CGTS_CU8_TA_SQC_CTRL_REG__SQC_BUSY_OVERRIDE__SHIFT 0x18 #define CGTS_CU8_TA_SQC_CTRL_REG__SQC_LS_OVERRIDE_MASK 0x4000000 #define CGTS_CU8_TA_SQC_CTRL_REG__SQC_LS_OVERRIDE__SHIFT 0x1a #define CGTS_CU8_TA_SQC_CTRL_REG__SQC_SIMDBUSY_OVERRIDE_MASK 0x8000000 #define CGTS_CU8_TA_SQC_CTRL_REG__SQC_SIMDBUSY_OVERRIDE__SHIFT 0x1b #define CGTS_CU8_SP1_CTRL_REG__SP10_MASK 0x7f #define CGTS_CU8_SP1_CTRL_REG__SP10__SHIFT 0x0 #define CGTS_CU8_SP1_CTRL_REG__SP10_OVERRIDE_MASK 0x80 #define CGTS_CU8_SP1_CTRL_REG__SP10_OVERRIDE__SHIFT 0x7 #define CGTS_CU8_SP1_CTRL_REG__SP10_BUSY_OVERRIDE_MASK 0x300 #define CGTS_CU8_SP1_CTRL_REG__SP10_BUSY_OVERRIDE__SHIFT 0x8 #define CGTS_CU8_SP1_CTRL_REG__SP10_LS_OVERRIDE_MASK 0x400 #define CGTS_CU8_SP1_CTRL_REG__SP10_LS_OVERRIDE__SHIFT 0xa #define CGTS_CU8_SP1_CTRL_REG__SP10_SIMDBUSY_OVERRIDE_MASK 0x800 #define CGTS_CU8_SP1_CTRL_REG__SP10_SIMDBUSY_OVERRIDE__SHIFT 0xb #define CGTS_CU8_SP1_CTRL_REG__SP11_MASK 0x7f0000 #define CGTS_CU8_SP1_CTRL_REG__SP11__SHIFT 0x10 #define CGTS_CU8_SP1_CTRL_REG__SP11_OVERRIDE_MASK 0x800000 #define CGTS_CU8_SP1_CTRL_REG__SP11_OVERRIDE__SHIFT 0x17 #define CGTS_CU8_SP1_CTRL_REG__SP11_BUSY_OVERRIDE_MASK 0x3000000 #define CGTS_CU8_SP1_CTRL_REG__SP11_BUSY_OVERRIDE__SHIFT 0x18 #define CGTS_CU8_SP1_CTRL_REG__SP11_LS_OVERRIDE_MASK 0x4000000 #define CGTS_CU8_SP1_CTRL_REG__SP11_LS_OVERRIDE__SHIFT 0x1a #define CGTS_CU8_SP1_CTRL_REG__SP11_SIMDBUSY_OVERRIDE_MASK 0x8000000 #define CGTS_CU8_SP1_CTRL_REG__SP11_SIMDBUSY_OVERRIDE__SHIFT 0x1b #define CGTS_CU8_TD_TCP_CTRL_REG__TD_MASK 0x7f #define CGTS_CU8_TD_TCP_CTRL_REG__TD__SHIFT 0x0 #define CGTS_CU8_TD_TCP_CTRL_REG__TD_OVERRIDE_MASK 0x80 #define CGTS_CU8_TD_TCP_CTRL_REG__TD_OVERRIDE__SHIFT 0x7 #define CGTS_CU8_TD_TCP_CTRL_REG__TD_BUSY_OVERRIDE_MASK 0x300 #define CGTS_CU8_TD_TCP_CTRL_REG__TD_BUSY_OVERRIDE__SHIFT 0x8 #define CGTS_CU8_TD_TCP_CTRL_REG__TD_LS_OVERRIDE_MASK 0x400 #define CGTS_CU8_TD_TCP_CTRL_REG__TD_LS_OVERRIDE__SHIFT 0xa #define CGTS_CU8_TD_TCP_CTRL_REG__TD_SIMDBUSY_OVERRIDE_MASK 0x800 #define CGTS_CU8_TD_TCP_CTRL_REG__TD_SIMDBUSY_OVERRIDE__SHIFT 0xb #define CGTS_CU8_TD_TCP_CTRL_REG__TCP_MASK 0x7f0000 #define CGTS_CU8_TD_TCP_CTRL_REG__TCP__SHIFT 0x10 #define CGTS_CU8_TD_TCP_CTRL_REG__TCP_OVERRIDE_MASK 0x800000 #define CGTS_CU8_TD_TCP_CTRL_REG__TCP_OVERRIDE__SHIFT 0x17 #define CGTS_CU8_TD_TCP_CTRL_REG__TCP_BUSY_OVERRIDE_MASK 0x3000000 #define CGTS_CU8_TD_TCP_CTRL_REG__TCP_BUSY_OVERRIDE__SHIFT 0x18 #define CGTS_CU8_TD_TCP_CTRL_REG__TCP_LS_OVERRIDE_MASK 0x4000000 #define CGTS_CU8_TD_TCP_CTRL_REG__TCP_LS_OVERRIDE__SHIFT 0x1a #define CGTS_CU8_TD_TCP_CTRL_REG__TCP_SIMDBUSY_OVERRIDE_MASK 0x8000000 #define CGTS_CU8_TD_TCP_CTRL_REG__TCP_SIMDBUSY_OVERRIDE__SHIFT 0x1b #define CGTS_CU9_SP0_CTRL_REG__SP00_MASK 0x7f #define CGTS_CU9_SP0_CTRL_REG__SP00__SHIFT 0x0 #define CGTS_CU9_SP0_CTRL_REG__SP00_OVERRIDE_MASK 0x80 #define CGTS_CU9_SP0_CTRL_REG__SP00_OVERRIDE__SHIFT 0x7 #define CGTS_CU9_SP0_CTRL_REG__SP00_BUSY_OVERRIDE_MASK 0x300 #define CGTS_CU9_SP0_CTRL_REG__SP00_BUSY_OVERRIDE__SHIFT 0x8 #define CGTS_CU9_SP0_CTRL_REG__SP00_LS_OVERRIDE_MASK 0x400 #define CGTS_CU9_SP0_CTRL_REG__SP00_LS_OVERRIDE__SHIFT 0xa #define CGTS_CU9_SP0_CTRL_REG__SP00_SIMDBUSY_OVERRIDE_MASK 0x800 #define CGTS_CU9_SP0_CTRL_REG__SP00_SIMDBUSY_OVERRIDE__SHIFT 0xb #define CGTS_CU9_SP0_CTRL_REG__SP01_MASK 0x7f0000 #define CGTS_CU9_SP0_CTRL_REG__SP01__SHIFT 0x10 #define CGTS_CU9_SP0_CTRL_REG__SP01_OVERRIDE_MASK 0x800000 #define CGTS_CU9_SP0_CTRL_REG__SP01_OVERRIDE__SHIFT 0x17 #define CGTS_CU9_SP0_CTRL_REG__SP01_BUSY_OVERRIDE_MASK 0x3000000 #define CGTS_CU9_SP0_CTRL_REG__SP01_BUSY_OVERRIDE__SHIFT 0x18 #define CGTS_CU9_SP0_CTRL_REG__SP01_LS_OVERRIDE_MASK 0x4000000 #define CGTS_CU9_SP0_CTRL_REG__SP01_LS_OVERRIDE__SHIFT 0x1a #define CGTS_CU9_SP0_CTRL_REG__SP01_SIMDBUSY_OVERRIDE_MASK 0x8000000 #define CGTS_CU9_SP0_CTRL_REG__SP01_SIMDBUSY_OVERRIDE__SHIFT 0x1b #define CGTS_CU9_LDS_SQ_CTRL_REG__LDS_MASK 0x7f #define CGTS_CU9_LDS_SQ_CTRL_REG__LDS__SHIFT 0x0 #define CGTS_CU9_LDS_SQ_CTRL_REG__LDS_OVERRIDE_MASK 0x80 #define CGTS_CU9_LDS_SQ_CTRL_REG__LDS_OVERRIDE__SHIFT 0x7 #define CGTS_CU9_LDS_SQ_CTRL_REG__LDS_BUSY_OVERRIDE_MASK 0x300 #define CGTS_CU9_LDS_SQ_CTRL_REG__LDS_BUSY_OVERRIDE__SHIFT 0x8 #define CGTS_CU9_LDS_SQ_CTRL_REG__LDS_LS_OVERRIDE_MASK 0x400 #define CGTS_CU9_LDS_SQ_CTRL_REG__LDS_LS_OVERRIDE__SHIFT 0xa #define CGTS_CU9_LDS_SQ_CTRL_REG__LDS_SIMDBUSY_OVERRIDE_MASK 0x800 #define CGTS_CU9_LDS_SQ_CTRL_REG__LDS_SIMDBUSY_OVERRIDE__SHIFT 0xb #define CGTS_CU9_LDS_SQ_CTRL_REG__SQ_MASK 0x7f0000 #define CGTS_CU9_LDS_SQ_CTRL_REG__SQ__SHIFT 0x10 #define CGTS_CU9_LDS_SQ_CTRL_REG__SQ_OVERRIDE_MASK 0x800000 #define CGTS_CU9_LDS_SQ_CTRL_REG__SQ_OVERRIDE__SHIFT 0x17 #define CGTS_CU9_LDS_SQ_CTRL_REG__SQ_BUSY_OVERRIDE_MASK 0x3000000 #define CGTS_CU9_LDS_SQ_CTRL_REG__SQ_BUSY_OVERRIDE__SHIFT 0x18 #define CGTS_CU9_LDS_SQ_CTRL_REG__SQ_LS_OVERRIDE_MASK 0x4000000 #define CGTS_CU9_LDS_SQ_CTRL_REG__SQ_LS_OVERRIDE__SHIFT 0x1a #define CGTS_CU9_LDS_SQ_CTRL_REG__SQ_SIMDBUSY_OVERRIDE_MASK 0x8000000 #define CGTS_CU9_LDS_SQ_CTRL_REG__SQ_SIMDBUSY_OVERRIDE__SHIFT 0x1b #define CGTS_CU9_TA_CTRL_REG__TA_MASK 0x7f #define CGTS_CU9_TA_CTRL_REG__TA__SHIFT 0x0 #define CGTS_CU9_TA_CTRL_REG__TA_OVERRIDE_MASK 0x80 #define CGTS_CU9_TA_CTRL_REG__TA_OVERRIDE__SHIFT 0x7 #define CGTS_CU9_TA_CTRL_REG__TA_BUSY_OVERRIDE_MASK 0x300 #define CGTS_CU9_TA_CTRL_REG__TA_BUSY_OVERRIDE__SHIFT 0x8 #define CGTS_CU9_TA_CTRL_REG__TA_LS_OVERRIDE_MASK 0x400 #define CGTS_CU9_TA_CTRL_REG__TA_LS_OVERRIDE__SHIFT 0xa #define CGTS_CU9_TA_CTRL_REG__TA_SIMDBUSY_OVERRIDE_MASK 0x800 #define CGTS_CU9_TA_CTRL_REG__TA_SIMDBUSY_OVERRIDE__SHIFT 0xb #define CGTS_CU9_SP1_CTRL_REG__SP10_MASK 0x7f #define CGTS_CU9_SP1_CTRL_REG__SP10__SHIFT 0x0 #define CGTS_CU9_SP1_CTRL_REG__SP10_OVERRIDE_MASK 0x80 #define CGTS_CU9_SP1_CTRL_REG__SP10_OVERRIDE__SHIFT 0x7 #define CGTS_CU9_SP1_CTRL_REG__SP10_BUSY_OVERRIDE_MASK 0x300 #define CGTS_CU9_SP1_CTRL_REG__SP10_BUSY_OVERRIDE__SHIFT 0x8 #define CGTS_CU9_SP1_CTRL_REG__SP10_LS_OVERRIDE_MASK 0x400 #define CGTS_CU9_SP1_CTRL_REG__SP10_LS_OVERRIDE__SHIFT 0xa #define CGTS_CU9_SP1_CTRL_REG__SP10_SIMDBUSY_OVERRIDE_MASK 0x800 #define CGTS_CU9_SP1_CTRL_REG__SP10_SIMDBUSY_OVERRIDE__SHIFT 0xb #define CGTS_CU9_SP1_CTRL_REG__SP11_MASK 0x7f0000 #define CGTS_CU9_SP1_CTRL_REG__SP11__SHIFT 0x10 #define CGTS_CU9_SP1_CTRL_REG__SP11_OVERRIDE_MASK 0x800000 #define CGTS_CU9_SP1_CTRL_REG__SP11_OVERRIDE__SHIFT 0x17 #define CGTS_CU9_SP1_CTRL_REG__SP11_BUSY_OVERRIDE_MASK 0x3000000 #define CGTS_CU9_SP1_CTRL_REG__SP11_BUSY_OVERRIDE__SHIFT 0x18 #define CGTS_CU9_SP1_CTRL_REG__SP11_LS_OVERRIDE_MASK 0x4000000 #define CGTS_CU9_SP1_CTRL_REG__SP11_LS_OVERRIDE__SHIFT 0x1a #define CGTS_CU9_SP1_CTRL_REG__SP11_SIMDBUSY_OVERRIDE_MASK 0x8000000 #define CGTS_CU9_SP1_CTRL_REG__SP11_SIMDBUSY_OVERRIDE__SHIFT 0x1b #define CGTS_CU9_TD_TCP_CTRL_REG__TD_MASK 0x7f #define CGTS_CU9_TD_TCP_CTRL_REG__TD__SHIFT 0x0 #define CGTS_CU9_TD_TCP_CTRL_REG__TD_OVERRIDE_MASK 0x80 #define CGTS_CU9_TD_TCP_CTRL_REG__TD_OVERRIDE__SHIFT 0x7 #define CGTS_CU9_TD_TCP_CTRL_REG__TD_BUSY_OVERRIDE_MASK 0x300 #define CGTS_CU9_TD_TCP_CTRL_REG__TD_BUSY_OVERRIDE__SHIFT 0x8 #define CGTS_CU9_TD_TCP_CTRL_REG__TD_LS_OVERRIDE_MASK 0x400 #define CGTS_CU9_TD_TCP_CTRL_REG__TD_LS_OVERRIDE__SHIFT 0xa #define CGTS_CU9_TD_TCP_CTRL_REG__TD_SIMDBUSY_OVERRIDE_MASK 0x800 #define CGTS_CU9_TD_TCP_CTRL_REG__TD_SIMDBUSY_OVERRIDE__SHIFT 0xb #define CGTS_CU9_TD_TCP_CTRL_REG__TCP_MASK 0x7f0000 #define CGTS_CU9_TD_TCP_CTRL_REG__TCP__SHIFT 0x10 #define CGTS_CU9_TD_TCP_CTRL_REG__TCP_OVERRIDE_MASK 0x800000 #define CGTS_CU9_TD_TCP_CTRL_REG__TCP_OVERRIDE__SHIFT 0x17 #define CGTS_CU9_TD_TCP_CTRL_REG__TCP_BUSY_OVERRIDE_MASK 0x3000000 #define CGTS_CU9_TD_TCP_CTRL_REG__TCP_BUSY_OVERRIDE__SHIFT 0x18 #define CGTS_CU9_TD_TCP_CTRL_REG__TCP_LS_OVERRIDE_MASK 0x4000000 #define CGTS_CU9_TD_TCP_CTRL_REG__TCP_LS_OVERRIDE__SHIFT 0x1a #define CGTS_CU9_TD_TCP_CTRL_REG__TCP_SIMDBUSY_OVERRIDE_MASK 0x8000000 #define CGTS_CU9_TD_TCP_CTRL_REG__TCP_SIMDBUSY_OVERRIDE__SHIFT 0x1b #define CGTS_CU10_SP0_CTRL_REG__SP00_MASK 0x7f #define CGTS_CU10_SP0_CTRL_REG__SP00__SHIFT 0x0 #define CGTS_CU10_SP0_CTRL_REG__SP00_OVERRIDE_MASK 0x80 #define CGTS_CU10_SP0_CTRL_REG__SP00_OVERRIDE__SHIFT 0x7 #define CGTS_CU10_SP0_CTRL_REG__SP00_BUSY_OVERRIDE_MASK 0x300 #define CGTS_CU10_SP0_CTRL_REG__SP00_BUSY_OVERRIDE__SHIFT 0x8 #define CGTS_CU10_SP0_CTRL_REG__SP00_LS_OVERRIDE_MASK 0x400 #define CGTS_CU10_SP0_CTRL_REG__SP00_LS_OVERRIDE__SHIFT 0xa #define CGTS_CU10_SP0_CTRL_REG__SP00_SIMDBUSY_OVERRIDE_MASK 0x800 #define CGTS_CU10_SP0_CTRL_REG__SP00_SIMDBUSY_OVERRIDE__SHIFT 0xb #define CGTS_CU10_SP0_CTRL_REG__SP01_MASK 0x7f0000 #define CGTS_CU10_SP0_CTRL_REG__SP01__SHIFT 0x10 #define CGTS_CU10_SP0_CTRL_REG__SP01_OVERRIDE_MASK 0x800000 #define CGTS_CU10_SP0_CTRL_REG__SP01_OVERRIDE__SHIFT 0x17 #define CGTS_CU10_SP0_CTRL_REG__SP01_BUSY_OVERRIDE_MASK 0x3000000 #define CGTS_CU10_SP0_CTRL_REG__SP01_BUSY_OVERRIDE__SHIFT 0x18 #define CGTS_CU10_SP0_CTRL_REG__SP01_LS_OVERRIDE_MASK 0x4000000 #define CGTS_CU10_SP0_CTRL_REG__SP01_LS_OVERRIDE__SHIFT 0x1a #define CGTS_CU10_SP0_CTRL_REG__SP01_SIMDBUSY_OVERRIDE_MASK 0x8000000 #define CGTS_CU10_SP0_CTRL_REG__SP01_SIMDBUSY_OVERRIDE__SHIFT 0x1b #define CGTS_CU10_LDS_SQ_CTRL_REG__LDS_MASK 0x7f #define CGTS_CU10_LDS_SQ_CTRL_REG__LDS__SHIFT 0x0 #define CGTS_CU10_LDS_SQ_CTRL_REG__LDS_OVERRIDE_MASK 0x80 #define CGTS_CU10_LDS_SQ_CTRL_REG__LDS_OVERRIDE__SHIFT 0x7 #define CGTS_CU10_LDS_SQ_CTRL_REG__LDS_BUSY_OVERRIDE_MASK 0x300 #define CGTS_CU10_LDS_SQ_CTRL_REG__LDS_BUSY_OVERRIDE__SHIFT 0x8 #define CGTS_CU10_LDS_SQ_CTRL_REG__LDS_LS_OVERRIDE_MASK 0x400 #define CGTS_CU10_LDS_SQ_CTRL_REG__LDS_LS_OVERRIDE__SHIFT 0xa #define CGTS_CU10_LDS_SQ_CTRL_REG__LDS_SIMDBUSY_OVERRIDE_MASK 0x800 #define CGTS_CU10_LDS_SQ_CTRL_REG__LDS_SIMDBUSY_OVERRIDE__SHIFT 0xb #define CGTS_CU10_LDS_SQ_CTRL_REG__SQ_MASK 0x7f0000 #define CGTS_CU10_LDS_SQ_CTRL_REG__SQ__SHIFT 0x10 #define CGTS_CU10_LDS_SQ_CTRL_REG__SQ_OVERRIDE_MASK 0x800000 #define CGTS_CU10_LDS_SQ_CTRL_REG__SQ_OVERRIDE__SHIFT 0x17 #define CGTS_CU10_LDS_SQ_CTRL_REG__SQ_BUSY_OVERRIDE_MASK 0x3000000 #define CGTS_CU10_LDS_SQ_CTRL_REG__SQ_BUSY_OVERRIDE__SHIFT 0x18 #define CGTS_CU10_LDS_SQ_CTRL_REG__SQ_LS_OVERRIDE_MASK 0x4000000 #define CGTS_CU10_LDS_SQ_CTRL_REG__SQ_LS_OVERRIDE__SHIFT 0x1a #define CGTS_CU10_LDS_SQ_CTRL_REG__SQ_SIMDBUSY_OVERRIDE_MASK 0x8000000 #define CGTS_CU10_LDS_SQ_CTRL_REG__SQ_SIMDBUSY_OVERRIDE__SHIFT 0x1b #define CGTS_CU10_TA_CTRL_REG__TA_MASK 0x7f #define CGTS_CU10_TA_CTRL_REG__TA__SHIFT 0x0 #define CGTS_CU10_TA_CTRL_REG__TA_OVERRIDE_MASK 0x80 #define CGTS_CU10_TA_CTRL_REG__TA_OVERRIDE__SHIFT 0x7 #define CGTS_CU10_TA_CTRL_REG__TA_BUSY_OVERRIDE_MASK 0x300 #define CGTS_CU10_TA_CTRL_REG__TA_BUSY_OVERRIDE__SHIFT 0x8 #define CGTS_CU10_TA_CTRL_REG__TA_LS_OVERRIDE_MASK 0x400 #define CGTS_CU10_TA_CTRL_REG__TA_LS_OVERRIDE__SHIFT 0xa #define CGTS_CU10_TA_CTRL_REG__TA_SIMDBUSY_OVERRIDE_MASK 0x800 #define CGTS_CU10_TA_CTRL_REG__TA_SIMDBUSY_OVERRIDE__SHIFT 0xb #define CGTS_CU10_SP1_CTRL_REG__SP10_MASK 0x7f #define CGTS_CU10_SP1_CTRL_REG__SP10__SHIFT 0x0 #define CGTS_CU10_SP1_CTRL_REG__SP10_OVERRIDE_MASK 0x80 #define CGTS_CU10_SP1_CTRL_REG__SP10_OVERRIDE__SHIFT 0x7 #define CGTS_CU10_SP1_CTRL_REG__SP10_BUSY_OVERRIDE_MASK 0x300 #define CGTS_CU10_SP1_CTRL_REG__SP10_BUSY_OVERRIDE__SHIFT 0x8 #define CGTS_CU10_SP1_CTRL_REG__SP10_LS_OVERRIDE_MASK 0x400 #define CGTS_CU10_SP1_CTRL_REG__SP10_LS_OVERRIDE__SHIFT 0xa #define CGTS_CU10_SP1_CTRL_REG__SP10_SIMDBUSY_OVERRIDE_MASK 0x800 #define CGTS_CU10_SP1_CTRL_REG__SP10_SIMDBUSY_OVERRIDE__SHIFT 0xb #define CGTS_CU10_SP1_CTRL_REG__SP11_MASK 0x7f0000 #define CGTS_CU10_SP1_CTRL_REG__SP11__SHIFT 0x10 #define CGTS_CU10_SP1_CTRL_REG__SP11_OVERRIDE_MASK 0x800000 #define CGTS_CU10_SP1_CTRL_REG__SP11_OVERRIDE__SHIFT 0x17 #define CGTS_CU10_SP1_CTRL_REG__SP11_BUSY_OVERRIDE_MASK 0x3000000 #define CGTS_CU10_SP1_CTRL_REG__SP11_BUSY_OVERRIDE__SHIFT 0x18 #define CGTS_CU10_SP1_CTRL_REG__SP11_LS_OVERRIDE_MASK 0x4000000 #define CGTS_CU10_SP1_CTRL_REG__SP11_LS_OVERRIDE__SHIFT 0x1a #define CGTS_CU10_SP1_CTRL_REG__SP11_SIMDBUSY_OVERRIDE_MASK 0x8000000 #define CGTS_CU10_SP1_CTRL_REG__SP11_SIMDBUSY_OVERRIDE__SHIFT 0x1b #define CGTS_CU10_TD_TCP_CTRL_REG__TD_MASK 0x7f #define CGTS_CU10_TD_TCP_CTRL_REG__TD__SHIFT 0x0 #define CGTS_CU10_TD_TCP_CTRL_REG__TD_OVERRIDE_MASK 0x80 #define CGTS_CU10_TD_TCP_CTRL_REG__TD_OVERRIDE__SHIFT 0x7 #define CGTS_CU10_TD_TCP_CTRL_REG__TD_BUSY_OVERRIDE_MASK 0x300 #define CGTS_CU10_TD_TCP_CTRL_REG__TD_BUSY_OVERRIDE__SHIFT 0x8 #define CGTS_CU10_TD_TCP_CTRL_REG__TD_LS_OVERRIDE_MASK 0x400 #define CGTS_CU10_TD_TCP_CTRL_REG__TD_LS_OVERRIDE__SHIFT 0xa #define CGTS_CU10_TD_TCP_CTRL_REG__TD_SIMDBUSY_OVERRIDE_MASK 0x800 #define CGTS_CU10_TD_TCP_CTRL_REG__TD_SIMDBUSY_OVERRIDE__SHIFT 0xb #define CGTS_CU10_TD_TCP_CTRL_REG__TCP_MASK 0x7f0000 #define CGTS_CU10_TD_TCP_CTRL_REG__TCP__SHIFT 0x10 #define CGTS_CU10_TD_TCP_CTRL_REG__TCP_OVERRIDE_MASK 0x800000 #define CGTS_CU10_TD_TCP_CTRL_REG__TCP_OVERRIDE__SHIFT 0x17 #define CGTS_CU10_TD_TCP_CTRL_REG__TCP_BUSY_OVERRIDE_MASK 0x3000000 #define CGTS_CU10_TD_TCP_CTRL_REG__TCP_BUSY_OVERRIDE__SHIFT 0x18 #define CGTS_CU10_TD_TCP_CTRL_REG__TCP_LS_OVERRIDE_MASK 0x4000000 #define CGTS_CU10_TD_TCP_CTRL_REG__TCP_LS_OVERRIDE__SHIFT 0x1a #define CGTS_CU10_TD_TCP_CTRL_REG__TCP_SIMDBUSY_OVERRIDE_MASK 0x8000000 #define CGTS_CU10_TD_TCP_CTRL_REG__TCP_SIMDBUSY_OVERRIDE__SHIFT 0x1b #define CGTS_CU11_SP0_CTRL_REG__SP00_MASK 0x7f #define CGTS_CU11_SP0_CTRL_REG__SP00__SHIFT 0x0 #define CGTS_CU11_SP0_CTRL_REG__SP00_OVERRIDE_MASK 0x80 #define CGTS_CU11_SP0_CTRL_REG__SP00_OVERRIDE__SHIFT 0x7 #define CGTS_CU11_SP0_CTRL_REG__SP00_BUSY_OVERRIDE_MASK 0x300 #define CGTS_CU11_SP0_CTRL_REG__SP00_BUSY_OVERRIDE__SHIFT 0x8 #define CGTS_CU11_SP0_CTRL_REG__SP00_LS_OVERRIDE_MASK 0x400 #define CGTS_CU11_SP0_CTRL_REG__SP00_LS_OVERRIDE__SHIFT 0xa #define CGTS_CU11_SP0_CTRL_REG__SP00_SIMDBUSY_OVERRIDE_MASK 0x800 #define CGTS_CU11_SP0_CTRL_REG__SP00_SIMDBUSY_OVERRIDE__SHIFT 0xb #define CGTS_CU11_SP0_CTRL_REG__SP01_MASK 0x7f0000 #define CGTS_CU11_SP0_CTRL_REG__SP01__SHIFT 0x10 #define CGTS_CU11_SP0_CTRL_REG__SP01_OVERRIDE_MASK 0x800000 #define CGTS_CU11_SP0_CTRL_REG__SP01_OVERRIDE__SHIFT 0x17 #define CGTS_CU11_SP0_CTRL_REG__SP01_BUSY_OVERRIDE_MASK 0x3000000 #define CGTS_CU11_SP0_CTRL_REG__SP01_BUSY_OVERRIDE__SHIFT 0x18 #define CGTS_CU11_SP0_CTRL_REG__SP01_LS_OVERRIDE_MASK 0x4000000 #define CGTS_CU11_SP0_CTRL_REG__SP01_LS_OVERRIDE__SHIFT 0x1a #define CGTS_CU11_SP0_CTRL_REG__SP01_SIMDBUSY_OVERRIDE_MASK 0x8000000 #define CGTS_CU11_SP0_CTRL_REG__SP01_SIMDBUSY_OVERRIDE__SHIFT 0x1b #define CGTS_CU11_LDS_SQ_CTRL_REG__LDS_MASK 0x7f #define CGTS_CU11_LDS_SQ_CTRL_REG__LDS__SHIFT 0x0 #define CGTS_CU11_LDS_SQ_CTRL_REG__LDS_OVERRIDE_MASK 0x80 #define CGTS_CU11_LDS_SQ_CTRL_REG__LDS_OVERRIDE__SHIFT 0x7 #define CGTS_CU11_LDS_SQ_CTRL_REG__LDS_BUSY_OVERRIDE_MASK 0x300 #define CGTS_CU11_LDS_SQ_CTRL_REG__LDS_BUSY_OVERRIDE__SHIFT 0x8 #define CGTS_CU11_LDS_SQ_CTRL_REG__LDS_LS_OVERRIDE_MASK 0x400 #define CGTS_CU11_LDS_SQ_CTRL_REG__LDS_LS_OVERRIDE__SHIFT 0xa #define CGTS_CU11_LDS_SQ_CTRL_REG__LDS_SIMDBUSY_OVERRIDE_MASK 0x800 #define CGTS_CU11_LDS_SQ_CTRL_REG__LDS_SIMDBUSY_OVERRIDE__SHIFT 0xb #define CGTS_CU11_LDS_SQ_CTRL_REG__SQ_MASK 0x7f0000 #define CGTS_CU11_LDS_SQ_CTRL_REG__SQ__SHIFT 0x10 #define CGTS_CU11_LDS_SQ_CTRL_REG__SQ_OVERRIDE_MASK 0x800000 #define CGTS_CU11_LDS_SQ_CTRL_REG__SQ_OVERRIDE__SHIFT 0x17 #define CGTS_CU11_LDS_SQ_CTRL_REG__SQ_BUSY_OVERRIDE_MASK 0x3000000 #define CGTS_CU11_LDS_SQ_CTRL_REG__SQ_BUSY_OVERRIDE__SHIFT 0x18 #define CGTS_CU11_LDS_SQ_CTRL_REG__SQ_LS_OVERRIDE_MASK 0x4000000 #define CGTS_CU11_LDS_SQ_CTRL_REG__SQ_LS_OVERRIDE__SHIFT 0x1a #define CGTS_CU11_LDS_SQ_CTRL_REG__SQ_SIMDBUSY_OVERRIDE_MASK 0x8000000 #define CGTS_CU11_LDS_SQ_CTRL_REG__SQ_SIMDBUSY_OVERRIDE__SHIFT 0x1b #define CGTS_CU11_TA_CTRL_REG__TA_MASK 0x7f #define CGTS_CU11_TA_CTRL_REG__TA__SHIFT 0x0 #define CGTS_CU11_TA_CTRL_REG__TA_OVERRIDE_MASK 0x80 #define CGTS_CU11_TA_CTRL_REG__TA_OVERRIDE__SHIFT 0x7 #define CGTS_CU11_TA_CTRL_REG__TA_BUSY_OVERRIDE_MASK 0x300 #define CGTS_CU11_TA_CTRL_REG__TA_BUSY_OVERRIDE__SHIFT 0x8 #define CGTS_CU11_TA_CTRL_REG__TA_LS_OVERRIDE_MASK 0x400 #define CGTS_CU11_TA_CTRL_REG__TA_LS_OVERRIDE__SHIFT 0xa #define CGTS_CU11_TA_CTRL_REG__TA_SIMDBUSY_OVERRIDE_MASK 0x800 #define CGTS_CU11_TA_CTRL_REG__TA_SIMDBUSY_OVERRIDE__SHIFT 0xb #define CGTS_CU11_SP1_CTRL_REG__SP10_MASK 0x7f #define CGTS_CU11_SP1_CTRL_REG__SP10__SHIFT 0x0 #define CGTS_CU11_SP1_CTRL_REG__SP10_OVERRIDE_MASK 0x80 #define CGTS_CU11_SP1_CTRL_REG__SP10_OVERRIDE__SHIFT 0x7 #define CGTS_CU11_SP1_CTRL_REG__SP10_BUSY_OVERRIDE_MASK 0x300 #define CGTS_CU11_SP1_CTRL_REG__SP10_BUSY_OVERRIDE__SHIFT 0x8 #define CGTS_CU11_SP1_CTRL_REG__SP10_LS_OVERRIDE_MASK 0x400 #define CGTS_CU11_SP1_CTRL_REG__SP10_LS_OVERRIDE__SHIFT 0xa #define CGTS_CU11_SP1_CTRL_REG__SP10_SIMDBUSY_OVERRIDE_MASK 0x800 #define CGTS_CU11_SP1_CTRL_REG__SP10_SIMDBUSY_OVERRIDE__SHIFT 0xb #define CGTS_CU11_SP1_CTRL_REG__SP11_MASK 0x7f0000 #define CGTS_CU11_SP1_CTRL_REG__SP11__SHIFT 0x10 #define CGTS_CU11_SP1_CTRL_REG__SP11_OVERRIDE_MASK 0x800000 #define CGTS_CU11_SP1_CTRL_REG__SP11_OVERRIDE__SHIFT 0x17 #define CGTS_CU11_SP1_CTRL_REG__SP11_BUSY_OVERRIDE_MASK 0x3000000 #define CGTS_CU11_SP1_CTRL_REG__SP11_BUSY_OVERRIDE__SHIFT 0x18 #define CGTS_CU11_SP1_CTRL_REG__SP11_LS_OVERRIDE_MASK 0x4000000 #define CGTS_CU11_SP1_CTRL_REG__SP11_LS_OVERRIDE__SHIFT 0x1a #define CGTS_CU11_SP1_CTRL_REG__SP11_SIMDBUSY_OVERRIDE_MASK 0x8000000 #define CGTS_CU11_SP1_CTRL_REG__SP11_SIMDBUSY_OVERRIDE__SHIFT 0x1b #define CGTS_CU11_TD_TCP_CTRL_REG__TD_MASK 0x7f #define CGTS_CU11_TD_TCP_CTRL_REG__TD__SHIFT 0x0 #define CGTS_CU11_TD_TCP_CTRL_REG__TD_OVERRIDE_MASK 0x80 #define CGTS_CU11_TD_TCP_CTRL_REG__TD_OVERRIDE__SHIFT 0x7 #define CGTS_CU11_TD_TCP_CTRL_REG__TD_BUSY_OVERRIDE_MASK 0x300 #define CGTS_CU11_TD_TCP_CTRL_REG__TD_BUSY_OVERRIDE__SHIFT 0x8 #define CGTS_CU11_TD_TCP_CTRL_REG__TD_LS_OVERRIDE_MASK 0x400 #define CGTS_CU11_TD_TCP_CTRL_REG__TD_LS_OVERRIDE__SHIFT 0xa #define CGTS_CU11_TD_TCP_CTRL_REG__TD_SIMDBUSY_OVERRIDE_MASK 0x800 #define CGTS_CU11_TD_TCP_CTRL_REG__TD_SIMDBUSY_OVERRIDE__SHIFT 0xb #define CGTS_CU11_TD_TCP_CTRL_REG__TCP_MASK 0x7f0000 #define CGTS_CU11_TD_TCP_CTRL_REG__TCP__SHIFT 0x10 #define CGTS_CU11_TD_TCP_CTRL_REG__TCP_OVERRIDE_MASK 0x800000 #define CGTS_CU11_TD_TCP_CTRL_REG__TCP_OVERRIDE__SHIFT 0x17 #define CGTS_CU11_TD_TCP_CTRL_REG__TCP_BUSY_OVERRIDE_MASK 0x3000000 #define CGTS_CU11_TD_TCP_CTRL_REG__TCP_BUSY_OVERRIDE__SHIFT 0x18 #define CGTS_CU11_TD_TCP_CTRL_REG__TCP_LS_OVERRIDE_MASK 0x4000000 #define CGTS_CU11_TD_TCP_CTRL_REG__TCP_LS_OVERRIDE__SHIFT 0x1a #define CGTS_CU11_TD_TCP_CTRL_REG__TCP_SIMDBUSY_OVERRIDE_MASK 0x8000000 #define CGTS_CU11_TD_TCP_CTRL_REG__TCP_SIMDBUSY_OVERRIDE__SHIFT 0x1b #define CGTS_CU12_SP0_CTRL_REG__SP00_MASK 0x7f #define CGTS_CU12_SP0_CTRL_REG__SP00__SHIFT 0x0 #define CGTS_CU12_SP0_CTRL_REG__SP00_OVERRIDE_MASK 0x80 #define CGTS_CU12_SP0_CTRL_REG__SP00_OVERRIDE__SHIFT 0x7 #define CGTS_CU12_SP0_CTRL_REG__SP00_BUSY_OVERRIDE_MASK 0x300 #define CGTS_CU12_SP0_CTRL_REG__SP00_BUSY_OVERRIDE__SHIFT 0x8 #define CGTS_CU12_SP0_CTRL_REG__SP00_LS_OVERRIDE_MASK 0x400 #define CGTS_CU12_SP0_CTRL_REG__SP00_LS_OVERRIDE__SHIFT 0xa #define CGTS_CU12_SP0_CTRL_REG__SP00_SIMDBUSY_OVERRIDE_MASK 0x800 #define CGTS_CU12_SP0_CTRL_REG__SP00_SIMDBUSY_OVERRIDE__SHIFT 0xb #define CGTS_CU12_SP0_CTRL_REG__SP01_MASK 0x7f0000 #define CGTS_CU12_SP0_CTRL_REG__SP01__SHIFT 0x10 #define CGTS_CU12_SP0_CTRL_REG__SP01_OVERRIDE_MASK 0x800000 #define CGTS_CU12_SP0_CTRL_REG__SP01_OVERRIDE__SHIFT 0x17 #define CGTS_CU12_SP0_CTRL_REG__SP01_BUSY_OVERRIDE_MASK 0x3000000 #define CGTS_CU12_SP0_CTRL_REG__SP01_BUSY_OVERRIDE__SHIFT 0x18 #define CGTS_CU12_SP0_CTRL_REG__SP01_LS_OVERRIDE_MASK 0x4000000 #define CGTS_CU12_SP0_CTRL_REG__SP01_LS_OVERRIDE__SHIFT 0x1a #define CGTS_CU12_SP0_CTRL_REG__SP01_SIMDBUSY_OVERRIDE_MASK 0x8000000 #define CGTS_CU12_SP0_CTRL_REG__SP01_SIMDBUSY_OVERRIDE__SHIFT 0x1b #define CGTS_CU12_LDS_SQ_CTRL_REG__LDS_MASK 0x7f #define CGTS_CU12_LDS_SQ_CTRL_REG__LDS__SHIFT 0x0 #define CGTS_CU12_LDS_SQ_CTRL_REG__LDS_OVERRIDE_MASK 0x80 #define CGTS_CU12_LDS_SQ_CTRL_REG__LDS_OVERRIDE__SHIFT 0x7 #define CGTS_CU12_LDS_SQ_CTRL_REG__LDS_BUSY_OVERRIDE_MASK 0x300 #define CGTS_CU12_LDS_SQ_CTRL_REG__LDS_BUSY_OVERRIDE__SHIFT 0x8 #define CGTS_CU12_LDS_SQ_CTRL_REG__LDS_LS_OVERRIDE_MASK 0x400 #define CGTS_CU12_LDS_SQ_CTRL_REG__LDS_LS_OVERRIDE__SHIFT 0xa #define CGTS_CU12_LDS_SQ_CTRL_REG__LDS_SIMDBUSY_OVERRIDE_MASK 0x800 #define CGTS_CU12_LDS_SQ_CTRL_REG__LDS_SIMDBUSY_OVERRIDE__SHIFT 0xb #define CGTS_CU12_LDS_SQ_CTRL_REG__SQ_MASK 0x7f0000 #define CGTS_CU12_LDS_SQ_CTRL_REG__SQ__SHIFT 0x10 #define CGTS_CU12_LDS_SQ_CTRL_REG__SQ_OVERRIDE_MASK 0x800000 #define CGTS_CU12_LDS_SQ_CTRL_REG__SQ_OVERRIDE__SHIFT 0x17 #define CGTS_CU12_LDS_SQ_CTRL_REG__SQ_BUSY_OVERRIDE_MASK 0x3000000 #define CGTS_CU12_LDS_SQ_CTRL_REG__SQ_BUSY_OVERRIDE__SHIFT 0x18 #define CGTS_CU12_LDS_SQ_CTRL_REG__SQ_LS_OVERRIDE_MASK 0x4000000 #define CGTS_CU12_LDS_SQ_CTRL_REG__SQ_LS_OVERRIDE__SHIFT 0x1a #define CGTS_CU12_LDS_SQ_CTRL_REG__SQ_SIMDBUSY_OVERRIDE_MASK 0x8000000 #define CGTS_CU12_LDS_SQ_CTRL_REG__SQ_SIMDBUSY_OVERRIDE__SHIFT 0x1b #define CGTS_CU12_TA_SQC_CTRL_REG__TA_MASK 0x7f #define CGTS_CU12_TA_SQC_CTRL_REG__TA__SHIFT 0x0 #define CGTS_CU12_TA_SQC_CTRL_REG__TA_OVERRIDE_MASK 0x80 #define CGTS_CU12_TA_SQC_CTRL_REG__TA_OVERRIDE__SHIFT 0x7 #define CGTS_CU12_TA_SQC_CTRL_REG__TA_BUSY_OVERRIDE_MASK 0x300 #define CGTS_CU12_TA_SQC_CTRL_REG__TA_BUSY_OVERRIDE__SHIFT 0x8 #define CGTS_CU12_TA_SQC_CTRL_REG__TA_LS_OVERRIDE_MASK 0x400 #define CGTS_CU12_TA_SQC_CTRL_REG__TA_LS_OVERRIDE__SHIFT 0xa #define CGTS_CU12_TA_SQC_CTRL_REG__TA_SIMDBUSY_OVERRIDE_MASK 0x800 #define CGTS_CU12_TA_SQC_CTRL_REG__TA_SIMDBUSY_OVERRIDE__SHIFT 0xb #define CGTS_CU12_TA_SQC_CTRL_REG__SQC_MASK 0x7f0000 #define CGTS_CU12_TA_SQC_CTRL_REG__SQC__SHIFT 0x10 #define CGTS_CU12_TA_SQC_CTRL_REG__SQC_OVERRIDE_MASK 0x800000 #define CGTS_CU12_TA_SQC_CTRL_REG__SQC_OVERRIDE__SHIFT 0x17 #define CGTS_CU12_TA_SQC_CTRL_REG__SQC_BUSY_OVERRIDE_MASK 0x3000000 #define CGTS_CU12_TA_SQC_CTRL_REG__SQC_BUSY_OVERRIDE__SHIFT 0x18 #define CGTS_CU12_TA_SQC_CTRL_REG__SQC_LS_OVERRIDE_MASK 0x4000000 #define CGTS_CU12_TA_SQC_CTRL_REG__SQC_LS_OVERRIDE__SHIFT 0x1a #define CGTS_CU12_TA_SQC_CTRL_REG__SQC_SIMDBUSY_OVERRIDE_MASK 0x8000000 #define CGTS_CU12_TA_SQC_CTRL_REG__SQC_SIMDBUSY_OVERRIDE__SHIFT 0x1b #define CGTS_CU12_SP1_CTRL_REG__SP10_MASK 0x7f #define CGTS_CU12_SP1_CTRL_REG__SP10__SHIFT 0x0 #define CGTS_CU12_SP1_CTRL_REG__SP10_OVERRIDE_MASK 0x80 #define CGTS_CU12_SP1_CTRL_REG__SP10_OVERRIDE__SHIFT 0x7 #define CGTS_CU12_SP1_CTRL_REG__SP10_BUSY_OVERRIDE_MASK 0x300 #define CGTS_CU12_SP1_CTRL_REG__SP10_BUSY_OVERRIDE__SHIFT 0x8 #define CGTS_CU12_SP1_CTRL_REG__SP10_LS_OVERRIDE_MASK 0x400 #define CGTS_CU12_SP1_CTRL_REG__SP10_LS_OVERRIDE__SHIFT 0xa #define CGTS_CU12_SP1_CTRL_REG__SP10_SIMDBUSY_OVERRIDE_MASK 0x800 #define CGTS_CU12_SP1_CTRL_REG__SP10_SIMDBUSY_OVERRIDE__SHIFT 0xb #define CGTS_CU12_SP1_CTRL_REG__SP11_MASK 0x7f0000 #define CGTS_CU12_SP1_CTRL_REG__SP11__SHIFT 0x10 #define CGTS_CU12_SP1_CTRL_REG__SP11_OVERRIDE_MASK 0x800000 #define CGTS_CU12_SP1_CTRL_REG__SP11_OVERRIDE__SHIFT 0x17 #define CGTS_CU12_SP1_CTRL_REG__SP11_BUSY_OVERRIDE_MASK 0x3000000 #define CGTS_CU12_SP1_CTRL_REG__SP11_BUSY_OVERRIDE__SHIFT 0x18 #define CGTS_CU12_SP1_CTRL_REG__SP11_LS_OVERRIDE_MASK 0x4000000 #define CGTS_CU12_SP1_CTRL_REG__SP11_LS_OVERRIDE__SHIFT 0x1a #define CGTS_CU12_SP1_CTRL_REG__SP11_SIMDBUSY_OVERRIDE_MASK 0x8000000 #define CGTS_CU12_SP1_CTRL_REG__SP11_SIMDBUSY_OVERRIDE__SHIFT 0x1b #define CGTS_CU12_TD_TCP_CTRL_REG__TD_MASK 0x7f #define CGTS_CU12_TD_TCP_CTRL_REG__TD__SHIFT 0x0 #define CGTS_CU12_TD_TCP_CTRL_REG__TD_OVERRIDE_MASK 0x80 #define CGTS_CU12_TD_TCP_CTRL_REG__TD_OVERRIDE__SHIFT 0x7 #define CGTS_CU12_TD_TCP_CTRL_REG__TD_BUSY_OVERRIDE_MASK 0x300 #define CGTS_CU12_TD_TCP_CTRL_REG__TD_BUSY_OVERRIDE__SHIFT 0x8 #define CGTS_CU12_TD_TCP_CTRL_REG__TD_LS_OVERRIDE_MASK 0x400 #define CGTS_CU12_TD_TCP_CTRL_REG__TD_LS_OVERRIDE__SHIFT 0xa #define CGTS_CU12_TD_TCP_CTRL_REG__TD_SIMDBUSY_OVERRIDE_MASK 0x800 #define CGTS_CU12_TD_TCP_CTRL_REG__TD_SIMDBUSY_OVERRIDE__SHIFT 0xb #define CGTS_CU12_TD_TCP_CTRL_REG__TCP_MASK 0x7f0000 #define CGTS_CU12_TD_TCP_CTRL_REG__TCP__SHIFT 0x10 #define CGTS_CU12_TD_TCP_CTRL_REG__TCP_OVERRIDE_MASK 0x800000 #define CGTS_CU12_TD_TCP_CTRL_REG__TCP_OVERRIDE__SHIFT 0x17 #define CGTS_CU12_TD_TCP_CTRL_REG__TCP_BUSY_OVERRIDE_MASK 0x3000000 #define CGTS_CU12_TD_TCP_CTRL_REG__TCP_BUSY_OVERRIDE__SHIFT 0x18 #define CGTS_CU12_TD_TCP_CTRL_REG__TCP_LS_OVERRIDE_MASK 0x4000000 #define CGTS_CU12_TD_TCP_CTRL_REG__TCP_LS_OVERRIDE__SHIFT 0x1a #define CGTS_CU12_TD_TCP_CTRL_REG__TCP_SIMDBUSY_OVERRIDE_MASK 0x8000000 #define CGTS_CU12_TD_TCP_CTRL_REG__TCP_SIMDBUSY_OVERRIDE__SHIFT 0x1b #define CGTS_CU13_SP0_CTRL_REG__SP00_MASK 0x7f #define CGTS_CU13_SP0_CTRL_REG__SP00__SHIFT 0x0 #define CGTS_CU13_SP0_CTRL_REG__SP00_OVERRIDE_MASK 0x80 #define CGTS_CU13_SP0_CTRL_REG__SP00_OVERRIDE__SHIFT 0x7 #define CGTS_CU13_SP0_CTRL_REG__SP00_BUSY_OVERRIDE_MASK 0x300 #define CGTS_CU13_SP0_CTRL_REG__SP00_BUSY_OVERRIDE__SHIFT 0x8 #define CGTS_CU13_SP0_CTRL_REG__SP00_LS_OVERRIDE_MASK 0x400 #define CGTS_CU13_SP0_CTRL_REG__SP00_LS_OVERRIDE__SHIFT 0xa #define CGTS_CU13_SP0_CTRL_REG__SP00_SIMDBUSY_OVERRIDE_MASK 0x800 #define CGTS_CU13_SP0_CTRL_REG__SP00_SIMDBUSY_OVERRIDE__SHIFT 0xb #define CGTS_CU13_SP0_CTRL_REG__SP01_MASK 0x7f0000 #define CGTS_CU13_SP0_CTRL_REG__SP01__SHIFT 0x10 #define CGTS_CU13_SP0_CTRL_REG__SP01_OVERRIDE_MASK 0x800000 #define CGTS_CU13_SP0_CTRL_REG__SP01_OVERRIDE__SHIFT 0x17 #define CGTS_CU13_SP0_CTRL_REG__SP01_BUSY_OVERRIDE_MASK 0x3000000 #define CGTS_CU13_SP0_CTRL_REG__SP01_BUSY_OVERRIDE__SHIFT 0x18 #define CGTS_CU13_SP0_CTRL_REG__SP01_LS_OVERRIDE_MASK 0x4000000 #define CGTS_CU13_SP0_CTRL_REG__SP01_LS_OVERRIDE__SHIFT 0x1a #define CGTS_CU13_SP0_CTRL_REG__SP01_SIMDBUSY_OVERRIDE_MASK 0x8000000 #define CGTS_CU13_SP0_CTRL_REG__SP01_SIMDBUSY_OVERRIDE__SHIFT 0x1b #define CGTS_CU13_LDS_SQ_CTRL_REG__LDS_MASK 0x7f #define CGTS_CU13_LDS_SQ_CTRL_REG__LDS__SHIFT 0x0 #define CGTS_CU13_LDS_SQ_CTRL_REG__LDS_OVERRIDE_MASK 0x80 #define CGTS_CU13_LDS_SQ_CTRL_REG__LDS_OVERRIDE__SHIFT 0x7 #define CGTS_CU13_LDS_SQ_CTRL_REG__LDS_BUSY_OVERRIDE_MASK 0x300 #define CGTS_CU13_LDS_SQ_CTRL_REG__LDS_BUSY_OVERRIDE__SHIFT 0x8 #define CGTS_CU13_LDS_SQ_CTRL_REG__LDS_LS_OVERRIDE_MASK 0x400 #define CGTS_CU13_LDS_SQ_CTRL_REG__LDS_LS_OVERRIDE__SHIFT 0xa #define CGTS_CU13_LDS_SQ_CTRL_REG__LDS_SIMDBUSY_OVERRIDE_MASK 0x800 #define CGTS_CU13_LDS_SQ_CTRL_REG__LDS_SIMDBUSY_OVERRIDE__SHIFT 0xb #define CGTS_CU13_LDS_SQ_CTRL_REG__SQ_MASK 0x7f0000 #define CGTS_CU13_LDS_SQ_CTRL_REG__SQ__SHIFT 0x10 #define CGTS_CU13_LDS_SQ_CTRL_REG__SQ_OVERRIDE_MASK 0x800000 #define CGTS_CU13_LDS_SQ_CTRL_REG__SQ_OVERRIDE__SHIFT 0x17 #define CGTS_CU13_LDS_SQ_CTRL_REG__SQ_BUSY_OVERRIDE_MASK 0x3000000 #define CGTS_CU13_LDS_SQ_CTRL_REG__SQ_BUSY_OVERRIDE__SHIFT 0x18 #define CGTS_CU13_LDS_SQ_CTRL_REG__SQ_LS_OVERRIDE_MASK 0x4000000 #define CGTS_CU13_LDS_SQ_CTRL_REG__SQ_LS_OVERRIDE__SHIFT 0x1a #define CGTS_CU13_LDS_SQ_CTRL_REG__SQ_SIMDBUSY_OVERRIDE_MASK 0x8000000 #define CGTS_CU13_LDS_SQ_CTRL_REG__SQ_SIMDBUSY_OVERRIDE__SHIFT 0x1b #define CGTS_CU13_TA_CTRL_REG__TA_MASK 0x7f #define CGTS_CU13_TA_CTRL_REG__TA__SHIFT 0x0 #define CGTS_CU13_TA_CTRL_REG__TA_OVERRIDE_MASK 0x80 #define CGTS_CU13_TA_CTRL_REG__TA_OVERRIDE__SHIFT 0x7 #define CGTS_CU13_TA_CTRL_REG__TA_BUSY_OVERRIDE_MASK 0x300 #define CGTS_CU13_TA_CTRL_REG__TA_BUSY_OVERRIDE__SHIFT 0x8 #define CGTS_CU13_TA_CTRL_REG__TA_LS_OVERRIDE_MASK 0x400 #define CGTS_CU13_TA_CTRL_REG__TA_LS_OVERRIDE__SHIFT 0xa #define CGTS_CU13_TA_CTRL_REG__TA_SIMDBUSY_OVERRIDE_MASK 0x800 #define CGTS_CU13_TA_CTRL_REG__TA_SIMDBUSY_OVERRIDE__SHIFT 0xb #define CGTS_CU13_SP1_CTRL_REG__SP10_MASK 0x7f #define CGTS_CU13_SP1_CTRL_REG__SP10__SHIFT 0x0 #define CGTS_CU13_SP1_CTRL_REG__SP10_OVERRIDE_MASK 0x80 #define CGTS_CU13_SP1_CTRL_REG__SP10_OVERRIDE__SHIFT 0x7 #define CGTS_CU13_SP1_CTRL_REG__SP10_BUSY_OVERRIDE_MASK 0x300 #define CGTS_CU13_SP1_CTRL_REG__SP10_BUSY_OVERRIDE__SHIFT 0x8 #define CGTS_CU13_SP1_CTRL_REG__SP10_LS_OVERRIDE_MASK 0x400 #define CGTS_CU13_SP1_CTRL_REG__SP10_LS_OVERRIDE__SHIFT 0xa #define CGTS_CU13_SP1_CTRL_REG__SP10_SIMDBUSY_OVERRIDE_MASK 0x800 #define CGTS_CU13_SP1_CTRL_REG__SP10_SIMDBUSY_OVERRIDE__SHIFT 0xb #define CGTS_CU13_SP1_CTRL_REG__SP11_MASK 0x7f0000 #define CGTS_CU13_SP1_CTRL_REG__SP11__SHIFT 0x10 #define CGTS_CU13_SP1_CTRL_REG__SP11_OVERRIDE_MASK 0x800000 #define CGTS_CU13_SP1_CTRL_REG__SP11_OVERRIDE__SHIFT 0x17 #define CGTS_CU13_SP1_CTRL_REG__SP11_BUSY_OVERRIDE_MASK 0x3000000 #define CGTS_CU13_SP1_CTRL_REG__SP11_BUSY_OVERRIDE__SHIFT 0x18 #define CGTS_CU13_SP1_CTRL_REG__SP11_LS_OVERRIDE_MASK 0x4000000 #define CGTS_CU13_SP1_CTRL_REG__SP11_LS_OVERRIDE__SHIFT 0x1a #define CGTS_CU13_SP1_CTRL_REG__SP11_SIMDBUSY_OVERRIDE_MASK 0x8000000 #define CGTS_CU13_SP1_CTRL_REG__SP11_SIMDBUSY_OVERRIDE__SHIFT 0x1b #define CGTS_CU13_TD_TCP_CTRL_REG__TD_MASK 0x7f #define CGTS_CU13_TD_TCP_CTRL_REG__TD__SHIFT 0x0 #define CGTS_CU13_TD_TCP_CTRL_REG__TD_OVERRIDE_MASK 0x80 #define CGTS_CU13_TD_TCP_CTRL_REG__TD_OVERRIDE__SHIFT 0x7 #define CGTS_CU13_TD_TCP_CTRL_REG__TD_BUSY_OVERRIDE_MASK 0x300 #define CGTS_CU13_TD_TCP_CTRL_REG__TD_BUSY_OVERRIDE__SHIFT 0x8 #define CGTS_CU13_TD_TCP_CTRL_REG__TD_LS_OVERRIDE_MASK 0x400 #define CGTS_CU13_TD_TCP_CTRL_REG__TD_LS_OVERRIDE__SHIFT 0xa #define CGTS_CU13_TD_TCP_CTRL_REG__TD_SIMDBUSY_OVERRIDE_MASK 0x800 #define CGTS_CU13_TD_TCP_CTRL_REG__TD_SIMDBUSY_OVERRIDE__SHIFT 0xb #define CGTS_CU13_TD_TCP_CTRL_REG__TCP_MASK 0x7f0000 #define CGTS_CU13_TD_TCP_CTRL_REG__TCP__SHIFT 0x10 #define CGTS_CU13_TD_TCP_CTRL_REG__TCP_OVERRIDE_MASK 0x800000 #define CGTS_CU13_TD_TCP_CTRL_REG__TCP_OVERRIDE__SHIFT 0x17 #define CGTS_CU13_TD_TCP_CTRL_REG__TCP_BUSY_OVERRIDE_MASK 0x3000000 #define CGTS_CU13_TD_TCP_CTRL_REG__TCP_BUSY_OVERRIDE__SHIFT 0x18 #define CGTS_CU13_TD_TCP_CTRL_REG__TCP_LS_OVERRIDE_MASK 0x4000000 #define CGTS_CU13_TD_TCP_CTRL_REG__TCP_LS_OVERRIDE__SHIFT 0x1a #define CGTS_CU13_TD_TCP_CTRL_REG__TCP_SIMDBUSY_OVERRIDE_MASK 0x8000000 #define CGTS_CU13_TD_TCP_CTRL_REG__TCP_SIMDBUSY_OVERRIDE__SHIFT 0x1b #define CGTS_CU14_SP0_CTRL_REG__SP00_MASK 0x7f #define CGTS_CU14_SP0_CTRL_REG__SP00__SHIFT 0x0 #define CGTS_CU14_SP0_CTRL_REG__SP00_OVERRIDE_MASK 0x80 #define CGTS_CU14_SP0_CTRL_REG__SP00_OVERRIDE__SHIFT 0x7 #define CGTS_CU14_SP0_CTRL_REG__SP00_BUSY_OVERRIDE_MASK 0x300 #define CGTS_CU14_SP0_CTRL_REG__SP00_BUSY_OVERRIDE__SHIFT 0x8 #define CGTS_CU14_SP0_CTRL_REG__SP00_LS_OVERRIDE_MASK 0x400 #define CGTS_CU14_SP0_CTRL_REG__SP00_LS_OVERRIDE__SHIFT 0xa #define CGTS_CU14_SP0_CTRL_REG__SP00_SIMDBUSY_OVERRIDE_MASK 0x800 #define CGTS_CU14_SP0_CTRL_REG__SP00_SIMDBUSY_OVERRIDE__SHIFT 0xb #define CGTS_CU14_SP0_CTRL_REG__SP01_MASK 0x7f0000 #define CGTS_CU14_SP0_CTRL_REG__SP01__SHIFT 0x10 #define CGTS_CU14_SP0_CTRL_REG__SP01_OVERRIDE_MASK 0x800000 #define CGTS_CU14_SP0_CTRL_REG__SP01_OVERRIDE__SHIFT 0x17 #define CGTS_CU14_SP0_CTRL_REG__SP01_BUSY_OVERRIDE_MASK 0x3000000 #define CGTS_CU14_SP0_CTRL_REG__SP01_BUSY_OVERRIDE__SHIFT 0x18 #define CGTS_CU14_SP0_CTRL_REG__SP01_LS_OVERRIDE_MASK 0x4000000 #define CGTS_CU14_SP0_CTRL_REG__SP01_LS_OVERRIDE__SHIFT 0x1a #define CGTS_CU14_SP0_CTRL_REG__SP01_SIMDBUSY_OVERRIDE_MASK 0x8000000 #define CGTS_CU14_SP0_CTRL_REG__SP01_SIMDBUSY_OVERRIDE__SHIFT 0x1b #define CGTS_CU14_LDS_SQ_CTRL_REG__LDS_MASK 0x7f #define CGTS_CU14_LDS_SQ_CTRL_REG__LDS__SHIFT 0x0 #define CGTS_CU14_LDS_SQ_CTRL_REG__LDS_OVERRIDE_MASK 0x80 #define CGTS_CU14_LDS_SQ_CTRL_REG__LDS_OVERRIDE__SHIFT 0x7 #define CGTS_CU14_LDS_SQ_CTRL_REG__LDS_BUSY_OVERRIDE_MASK 0x300 #define CGTS_CU14_LDS_SQ_CTRL_REG__LDS_BUSY_OVERRIDE__SHIFT 0x8 #define CGTS_CU14_LDS_SQ_CTRL_REG__LDS_LS_OVERRIDE_MASK 0x400 #define CGTS_CU14_LDS_SQ_CTRL_REG__LDS_LS_OVERRIDE__SHIFT 0xa #define CGTS_CU14_LDS_SQ_CTRL_REG__LDS_SIMDBUSY_OVERRIDE_MASK 0x800 #define CGTS_CU14_LDS_SQ_CTRL_REG__LDS_SIMDBUSY_OVERRIDE__SHIFT 0xb #define CGTS_CU14_LDS_SQ_CTRL_REG__SQ_MASK 0x7f0000 #define CGTS_CU14_LDS_SQ_CTRL_REG__SQ__SHIFT 0x10 #define CGTS_CU14_LDS_SQ_CTRL_REG__SQ_OVERRIDE_MASK 0x800000 #define CGTS_CU14_LDS_SQ_CTRL_REG__SQ_OVERRIDE__SHIFT 0x17 #define CGTS_CU14_LDS_SQ_CTRL_REG__SQ_BUSY_OVERRIDE_MASK 0x3000000 #define CGTS_CU14_LDS_SQ_CTRL_REG__SQ_BUSY_OVERRIDE__SHIFT 0x18 #define CGTS_CU14_LDS_SQ_CTRL_REG__SQ_LS_OVERRIDE_MASK 0x4000000 #define CGTS_CU14_LDS_SQ_CTRL_REG__SQ_LS_OVERRIDE__SHIFT 0x1a #define CGTS_CU14_LDS_SQ_CTRL_REG__SQ_SIMDBUSY_OVERRIDE_MASK 0x8000000 #define CGTS_CU14_LDS_SQ_CTRL_REG__SQ_SIMDBUSY_OVERRIDE__SHIFT 0x1b #define CGTS_CU14_TA_CTRL_REG__TA_MASK 0x7f #define CGTS_CU14_TA_CTRL_REG__TA__SHIFT 0x0 #define CGTS_CU14_TA_CTRL_REG__TA_OVERRIDE_MASK 0x80 #define CGTS_CU14_TA_CTRL_REG__TA_OVERRIDE__SHIFT 0x7 #define CGTS_CU14_TA_CTRL_REG__TA_BUSY_OVERRIDE_MASK 0x300 #define CGTS_CU14_TA_CTRL_REG__TA_BUSY_OVERRIDE__SHIFT 0x8 #define CGTS_CU14_TA_CTRL_REG__TA_LS_OVERRIDE_MASK 0x400 #define CGTS_CU14_TA_CTRL_REG__TA_LS_OVERRIDE__SHIFT 0xa #define CGTS_CU14_TA_CTRL_REG__TA_SIMDBUSY_OVERRIDE_MASK 0x800 #define CGTS_CU14_TA_CTRL_REG__TA_SIMDBUSY_OVERRIDE__SHIFT 0xb #define CGTS_CU14_SP1_CTRL_REG__SP10_MASK 0x7f #define CGTS_CU14_SP1_CTRL_REG__SP10__SHIFT 0x0 #define CGTS_CU14_SP1_CTRL_REG__SP10_OVERRIDE_MASK 0x80 #define CGTS_CU14_SP1_CTRL_REG__SP10_OVERRIDE__SHIFT 0x7 #define CGTS_CU14_SP1_CTRL_REG__SP10_BUSY_OVERRIDE_MASK 0x300 #define CGTS_CU14_SP1_CTRL_REG__SP10_BUSY_OVERRIDE__SHIFT 0x8 #define CGTS_CU14_SP1_CTRL_REG__SP10_LS_OVERRIDE_MASK 0x400 #define CGTS_CU14_SP1_CTRL_REG__SP10_LS_OVERRIDE__SHIFT 0xa #define CGTS_CU14_SP1_CTRL_REG__SP10_SIMDBUSY_OVERRIDE_MASK 0x800 #define CGTS_CU14_SP1_CTRL_REG__SP10_SIMDBUSY_OVERRIDE__SHIFT 0xb #define CGTS_CU14_SP1_CTRL_REG__SP11_MASK 0x7f0000 #define CGTS_CU14_SP1_CTRL_REG__SP11__SHIFT 0x10 #define CGTS_CU14_SP1_CTRL_REG__SP11_OVERRIDE_MASK 0x800000 #define CGTS_CU14_SP1_CTRL_REG__SP11_OVERRIDE__SHIFT 0x17 #define CGTS_CU14_SP1_CTRL_REG__SP11_BUSY_OVERRIDE_MASK 0x3000000 #define CGTS_CU14_SP1_CTRL_REG__SP11_BUSY_OVERRIDE__SHIFT 0x18 #define CGTS_CU14_SP1_CTRL_REG__SP11_LS_OVERRIDE_MASK 0x4000000 #define CGTS_CU14_SP1_CTRL_REG__SP11_LS_OVERRIDE__SHIFT 0x1a #define CGTS_CU14_SP1_CTRL_REG__SP11_SIMDBUSY_OVERRIDE_MASK 0x8000000 #define CGTS_CU14_SP1_CTRL_REG__SP11_SIMDBUSY_OVERRIDE__SHIFT 0x1b #define CGTS_CU14_TD_TCP_CTRL_REG__TD_MASK 0x7f #define CGTS_CU14_TD_TCP_CTRL_REG__TD__SHIFT 0x0 #define CGTS_CU14_TD_TCP_CTRL_REG__TD_OVERRIDE_MASK 0x80 #define CGTS_CU14_TD_TCP_CTRL_REG__TD_OVERRIDE__SHIFT 0x7 #define CGTS_CU14_TD_TCP_CTRL_REG__TD_BUSY_OVERRIDE_MASK 0x300 #define CGTS_CU14_TD_TCP_CTRL_REG__TD_BUSY_OVERRIDE__SHIFT 0x8 #define CGTS_CU14_TD_TCP_CTRL_REG__TD_LS_OVERRIDE_MASK 0x400 #define CGTS_CU14_TD_TCP_CTRL_REG__TD_LS_OVERRIDE__SHIFT 0xa #define CGTS_CU14_TD_TCP_CTRL_REG__TD_SIMDBUSY_OVERRIDE_MASK 0x800 #define CGTS_CU14_TD_TCP_CTRL_REG__TD_SIMDBUSY_OVERRIDE__SHIFT 0xb #define CGTS_CU14_TD_TCP_CTRL_REG__TCP_MASK 0x7f0000 #define CGTS_CU14_TD_TCP_CTRL_REG__TCP__SHIFT 0x10 #define CGTS_CU14_TD_TCP_CTRL_REG__TCP_OVERRIDE_MASK 0x800000 #define CGTS_CU14_TD_TCP_CTRL_REG__TCP_OVERRIDE__SHIFT 0x17 #define CGTS_CU14_TD_TCP_CTRL_REG__TCP_BUSY_OVERRIDE_MASK 0x3000000 #define CGTS_CU14_TD_TCP_CTRL_REG__TCP_BUSY_OVERRIDE__SHIFT 0x18 #define CGTS_CU14_TD_TCP_CTRL_REG__TCP_LS_OVERRIDE_MASK 0x4000000 #define CGTS_CU14_TD_TCP_CTRL_REG__TCP_LS_OVERRIDE__SHIFT 0x1a #define CGTS_CU14_TD_TCP_CTRL_REG__TCP_SIMDBUSY_OVERRIDE_MASK 0x8000000 #define CGTS_CU14_TD_TCP_CTRL_REG__TCP_SIMDBUSY_OVERRIDE__SHIFT 0x1b #define CGTS_CU15_SP0_CTRL_REG__SP00_MASK 0x7f #define CGTS_CU15_SP0_CTRL_REG__SP00__SHIFT 0x0 #define CGTS_CU15_SP0_CTRL_REG__SP00_OVERRIDE_MASK 0x80 #define CGTS_CU15_SP0_CTRL_REG__SP00_OVERRIDE__SHIFT 0x7 #define CGTS_CU15_SP0_CTRL_REG__SP00_BUSY_OVERRIDE_MASK 0x300 #define CGTS_CU15_SP0_CTRL_REG__SP00_BUSY_OVERRIDE__SHIFT 0x8 #define CGTS_CU15_SP0_CTRL_REG__SP00_LS_OVERRIDE_MASK 0x400 #define CGTS_CU15_SP0_CTRL_REG__SP00_LS_OVERRIDE__SHIFT 0xa #define CGTS_CU15_SP0_CTRL_REG__SP00_SIMDBUSY_OVERRIDE_MASK 0x800 #define CGTS_CU15_SP0_CTRL_REG__SP00_SIMDBUSY_OVERRIDE__SHIFT 0xb #define CGTS_CU15_SP0_CTRL_REG__SP01_MASK 0x7f0000 #define CGTS_CU15_SP0_CTRL_REG__SP01__SHIFT 0x10 #define CGTS_CU15_SP0_CTRL_REG__SP01_OVERRIDE_MASK 0x800000 #define CGTS_CU15_SP0_CTRL_REG__SP01_OVERRIDE__SHIFT 0x17 #define CGTS_CU15_SP0_CTRL_REG__SP01_BUSY_OVERRIDE_MASK 0x3000000 #define CGTS_CU15_SP0_CTRL_REG__SP01_BUSY_OVERRIDE__SHIFT 0x18 #define CGTS_CU15_SP0_CTRL_REG__SP01_LS_OVERRIDE_MASK 0x4000000 #define CGTS_CU15_SP0_CTRL_REG__SP01_LS_OVERRIDE__SHIFT 0x1a #define CGTS_CU15_SP0_CTRL_REG__SP01_SIMDBUSY_OVERRIDE_MASK 0x8000000 #define CGTS_CU15_SP0_CTRL_REG__SP01_SIMDBUSY_OVERRIDE__SHIFT 0x1b #define CGTS_CU15_LDS_SQ_CTRL_REG__LDS_MASK 0x7f #define CGTS_CU15_LDS_SQ_CTRL_REG__LDS__SHIFT 0x0 #define CGTS_CU15_LDS_SQ_CTRL_REG__LDS_OVERRIDE_MASK 0x80 #define CGTS_CU15_LDS_SQ_CTRL_REG__LDS_OVERRIDE__SHIFT 0x7 #define CGTS_CU15_LDS_SQ_CTRL_REG__LDS_BUSY_OVERRIDE_MASK 0x300 #define CGTS_CU15_LDS_SQ_CTRL_REG__LDS_BUSY_OVERRIDE__SHIFT 0x8 #define CGTS_CU15_LDS_SQ_CTRL_REG__LDS_LS_OVERRIDE_MASK 0x400 #define CGTS_CU15_LDS_SQ_CTRL_REG__LDS_LS_OVERRIDE__SHIFT 0xa #define CGTS_CU15_LDS_SQ_CTRL_REG__LDS_SIMDBUSY_OVERRIDE_MASK 0x800 #define CGTS_CU15_LDS_SQ_CTRL_REG__LDS_SIMDBUSY_OVERRIDE__SHIFT 0xb #define CGTS_CU15_LDS_SQ_CTRL_REG__SQ_MASK 0x7f0000 #define CGTS_CU15_LDS_SQ_CTRL_REG__SQ__SHIFT 0x10 #define CGTS_CU15_LDS_SQ_CTRL_REG__SQ_OVERRIDE_MASK 0x800000 #define CGTS_CU15_LDS_SQ_CTRL_REG__SQ_OVERRIDE__SHIFT 0x17 #define CGTS_CU15_LDS_SQ_CTRL_REG__SQ_BUSY_OVERRIDE_MASK 0x3000000 #define CGTS_CU15_LDS_SQ_CTRL_REG__SQ_BUSY_OVERRIDE__SHIFT 0x18 #define CGTS_CU15_LDS_SQ_CTRL_REG__SQ_LS_OVERRIDE_MASK 0x4000000 #define CGTS_CU15_LDS_SQ_CTRL_REG__SQ_LS_OVERRIDE__SHIFT 0x1a #define CGTS_CU15_LDS_SQ_CTRL_REG__SQ_SIMDBUSY_OVERRIDE_MASK 0x8000000 #define CGTS_CU15_LDS_SQ_CTRL_REG__SQ_SIMDBUSY_OVERRIDE__SHIFT 0x1b #define CGTS_CU15_TA_CTRL_REG__TA_MASK 0x7f #define CGTS_CU15_TA_CTRL_REG__TA__SHIFT 0x0 #define CGTS_CU15_TA_CTRL_REG__TA_OVERRIDE_MASK 0x80 #define CGTS_CU15_TA_CTRL_REG__TA_OVERRIDE__SHIFT 0x7 #define CGTS_CU15_TA_CTRL_REG__TA_BUSY_OVERRIDE_MASK 0x300 #define CGTS_CU15_TA_CTRL_REG__TA_BUSY_OVERRIDE__SHIFT 0x8 #define CGTS_CU15_TA_CTRL_REG__TA_LS_OVERRIDE_MASK 0x400 #define CGTS_CU15_TA_CTRL_REG__TA_LS_OVERRIDE__SHIFT 0xa #define CGTS_CU15_TA_CTRL_REG__TA_SIMDBUSY_OVERRIDE_MASK 0x800 #define CGTS_CU15_TA_CTRL_REG__TA_SIMDBUSY_OVERRIDE__SHIFT 0xb #define CGTS_CU15_SP1_CTRL_REG__SP10_MASK 0x7f #define CGTS_CU15_SP1_CTRL_REG__SP10__SHIFT 0x0 #define CGTS_CU15_SP1_CTRL_REG__SP10_OVERRIDE_MASK 0x80 #define CGTS_CU15_SP1_CTRL_REG__SP10_OVERRIDE__SHIFT 0x7 #define CGTS_CU15_SP1_CTRL_REG__SP10_BUSY_OVERRIDE_MASK 0x300 #define CGTS_CU15_SP1_CTRL_REG__SP10_BUSY_OVERRIDE__SHIFT 0x8 #define CGTS_CU15_SP1_CTRL_REG__SP10_LS_OVERRIDE_MASK 0x400 #define CGTS_CU15_SP1_CTRL_REG__SP10_LS_OVERRIDE__SHIFT 0xa #define CGTS_CU15_SP1_CTRL_REG__SP10_SIMDBUSY_OVERRIDE_MASK 0x800 #define CGTS_CU15_SP1_CTRL_REG__SP10_SIMDBUSY_OVERRIDE__SHIFT 0xb #define CGTS_CU15_SP1_CTRL_REG__SP11_MASK 0x7f0000 #define CGTS_CU15_SP1_CTRL_REG__SP11__SHIFT 0x10 #define CGTS_CU15_SP1_CTRL_REG__SP11_OVERRIDE_MASK 0x800000 #define CGTS_CU15_SP1_CTRL_REG__SP11_OVERRIDE__SHIFT 0x17 #define CGTS_CU15_SP1_CTRL_REG__SP11_BUSY_OVERRIDE_MASK 0x3000000 #define CGTS_CU15_SP1_CTRL_REG__SP11_BUSY_OVERRIDE__SHIFT 0x18 #define CGTS_CU15_SP1_CTRL_REG__SP11_LS_OVERRIDE_MASK 0x4000000 #define CGTS_CU15_SP1_CTRL_REG__SP11_LS_OVERRIDE__SHIFT 0x1a #define CGTS_CU15_SP1_CTRL_REG__SP11_SIMDBUSY_OVERRIDE_MASK 0x8000000 #define CGTS_CU15_SP1_CTRL_REG__SP11_SIMDBUSY_OVERRIDE__SHIFT 0x1b #define CGTS_CU15_TD_TCP_CTRL_REG__TD_MASK 0x7f #define CGTS_CU15_TD_TCP_CTRL_REG__TD__SHIFT 0x0 #define CGTS_CU15_TD_TCP_CTRL_REG__TD_OVERRIDE_MASK 0x80 #define CGTS_CU15_TD_TCP_CTRL_REG__TD_OVERRIDE__SHIFT 0x7 #define CGTS_CU15_TD_TCP_CTRL_REG__TD_BUSY_OVERRIDE_MASK 0x300 #define CGTS_CU15_TD_TCP_CTRL_REG__TD_BUSY_OVERRIDE__SHIFT 0x8 #define CGTS_CU15_TD_TCP_CTRL_REG__TD_LS_OVERRIDE_MASK 0x400 #define CGTS_CU15_TD_TCP_CTRL_REG__TD_LS_OVERRIDE__SHIFT 0xa #define CGTS_CU15_TD_TCP_CTRL_REG__TD_SIMDBUSY_OVERRIDE_MASK 0x800 #define CGTS_CU15_TD_TCP_CTRL_REG__TD_SIMDBUSY_OVERRIDE__SHIFT 0xb #define CGTS_CU15_TD_TCP_CTRL_REG__TCP_MASK 0x7f0000 #define CGTS_CU15_TD_TCP_CTRL_REG__TCP__SHIFT 0x10 #define CGTS_CU15_TD_TCP_CTRL_REG__TCP_OVERRIDE_MASK 0x800000 #define CGTS_CU15_TD_TCP_CTRL_REG__TCP_OVERRIDE__SHIFT 0x17 #define CGTS_CU15_TD_TCP_CTRL_REG__TCP_BUSY_OVERRIDE_MASK 0x3000000 #define CGTS_CU15_TD_TCP_CTRL_REG__TCP_BUSY_OVERRIDE__SHIFT 0x18 #define CGTS_CU15_TD_TCP_CTRL_REG__TCP_LS_OVERRIDE_MASK 0x4000000 #define CGTS_CU15_TD_TCP_CTRL_REG__TCP_LS_OVERRIDE__SHIFT 0x1a #define CGTS_CU15_TD_TCP_CTRL_REG__TCP_SIMDBUSY_OVERRIDE_MASK 0x8000000 #define CGTS_CU15_TD_TCP_CTRL_REG__TCP_SIMDBUSY_OVERRIDE__SHIFT 0x1b #define CGTT_SPI_CLK_CTRL__ON_DELAY_MASK 0xf #define CGTT_SPI_CLK_CTRL__ON_DELAY__SHIFT 0x0 #define CGTT_SPI_CLK_CTRL__OFF_HYSTERESIS_MASK 0xff0 #define CGTT_SPI_CLK_CTRL__OFF_HYSTERESIS__SHIFT 0x4 #define CGTT_SPI_CLK_CTRL__GRP5_CG_OFF_HYST_MASK 0xfc0000 #define CGTT_SPI_CLK_CTRL__GRP5_CG_OFF_HYST__SHIFT 0x12 #define CGTT_SPI_CLK_CTRL__GRP5_CG_OVERRIDE_MASK 0x1000000 #define CGTT_SPI_CLK_CTRL__GRP5_CG_OVERRIDE__SHIFT 0x18 #define CGTT_SPI_CLK_CTRL__ALL_CLK_ON_OVERRIDE_MASK 0x4000000 #define CGTT_SPI_CLK_CTRL__ALL_CLK_ON_OVERRIDE__SHIFT 0x1a #define CGTT_SPI_CLK_CTRL__GRP3_OVERRIDE_MASK 0x8000000 #define CGTT_SPI_CLK_CTRL__GRP3_OVERRIDE__SHIFT 0x1b #define CGTT_SPI_CLK_CTRL__GRP2_OVERRIDE_MASK 0x10000000 #define CGTT_SPI_CLK_CTRL__GRP2_OVERRIDE__SHIFT 0x1c #define CGTT_SPI_CLK_CTRL__GRP1_OVERRIDE_MASK 0x20000000 #define CGTT_SPI_CLK_CTRL__GRP1_OVERRIDE__SHIFT 0x1d #define CGTT_SPI_CLK_CTRL__GRP0_OVERRIDE_MASK 0x40000000 #define CGTT_SPI_CLK_CTRL__GRP0_OVERRIDE__SHIFT 0x1e #define CGTT_SPI_CLK_CTRL__REG_OVERRIDE_MASK 0x80000000 #define CGTT_SPI_CLK_CTRL__REG_OVERRIDE__SHIFT 0x1f #define CGTT_PC_CLK_CTRL__ON_DELAY_MASK 0xf #define CGTT_PC_CLK_CTRL__ON_DELAY__SHIFT 0x0 #define CGTT_PC_CLK_CTRL__OFF_HYSTERESIS_MASK 0xff0 #define CGTT_PC_CLK_CTRL__OFF_HYSTERESIS__SHIFT 0x4 #define CGTT_PC_CLK_CTRL__GRP5_CG_OFF_HYST_MASK 0xfc0000 #define CGTT_PC_CLK_CTRL__GRP5_CG_OFF_HYST__SHIFT 0x12 #define CGTT_PC_CLK_CTRL__GRP5_CG_OVERRIDE_MASK 0x1000000 #define CGTT_PC_CLK_CTRL__GRP5_CG_OVERRIDE__SHIFT 0x18 #define CGTT_PC_CLK_CTRL__BACK_CLK_ON_OVERRIDE_MASK 0x2000000 #define CGTT_PC_CLK_CTRL__BACK_CLK_ON_OVERRIDE__SHIFT 0x19 #define CGTT_PC_CLK_CTRL__FRONT_CLK_ON_OVERRIDE_MASK 0x4000000 #define CGTT_PC_CLK_CTRL__FRONT_CLK_ON_OVERRIDE__SHIFT 0x1a #define CGTT_PC_CLK_CTRL__CORE3_OVERRIDE_MASK 0x8000000 #define CGTT_PC_CLK_CTRL__CORE3_OVERRIDE__SHIFT 0x1b #define CGTT_PC_CLK_CTRL__CORE2_OVERRIDE_MASK 0x10000000 #define CGTT_PC_CLK_CTRL__CORE2_OVERRIDE__SHIFT 0x1c #define CGTT_PC_CLK_CTRL__CORE1_OVERRIDE_MASK 0x20000000 #define CGTT_PC_CLK_CTRL__CORE1_OVERRIDE__SHIFT 0x1d #define CGTT_PC_CLK_CTRL__CORE0_OVERRIDE_MASK 0x40000000 #define CGTT_PC_CLK_CTRL__CORE0_OVERRIDE__SHIFT 0x1e #define CGTT_PC_CLK_CTRL__REG_OVERRIDE_MASK 0x80000000 #define CGTT_PC_CLK_CTRL__REG_OVERRIDE__SHIFT 0x1f #define CGTT_BCI_CLK_CTRL__ON_DELAY_MASK 0xf #define CGTT_BCI_CLK_CTRL__ON_DELAY__SHIFT 0x0 #define CGTT_BCI_CLK_CTRL__OFF_HYSTERESIS_MASK 0xff0 #define CGTT_BCI_CLK_CTRL__OFF_HYSTERESIS__SHIFT 0x4 #define CGTT_BCI_CLK_CTRL__RESERVED_MASK 0xfff000 #define CGTT_BCI_CLK_CTRL__RESERVED__SHIFT 0xc #define CGTT_BCI_CLK_CTRL__CORE6_OVERRIDE_MASK 0x1000000 #define CGTT_BCI_CLK_CTRL__CORE6_OVERRIDE__SHIFT 0x18 #define CGTT_BCI_CLK_CTRL__CORE5_OVERRIDE_MASK 0x2000000 #define CGTT_BCI_CLK_CTRL__CORE5_OVERRIDE__SHIFT 0x19 #define CGTT_BCI_CLK_CTRL__CORE4_OVERRIDE_MASK 0x4000000 #define CGTT_BCI_CLK_CTRL__CORE4_OVERRIDE__SHIFT 0x1a #define CGTT_BCI_CLK_CTRL__CORE3_OVERRIDE_MASK 0x8000000 #define CGTT_BCI_CLK_CTRL__CORE3_OVERRIDE__SHIFT 0x1b #define CGTT_BCI_CLK_CTRL__CORE2_OVERRIDE_MASK 0x10000000 #define CGTT_BCI_CLK_CTRL__CORE2_OVERRIDE__SHIFT 0x1c #define CGTT_BCI_CLK_CTRL__CORE1_OVERRIDE_MASK 0x20000000 #define CGTT_BCI_CLK_CTRL__CORE1_OVERRIDE__SHIFT 0x1d #define CGTT_BCI_CLK_CTRL__CORE0_OVERRIDE_MASK 0x40000000 #define CGTT_BCI_CLK_CTRL__CORE0_OVERRIDE__SHIFT 0x1e #define CGTT_BCI_CLK_CTRL__REG_OVERRIDE_MASK 0x80000000 #define CGTT_BCI_CLK_CTRL__REG_OVERRIDE__SHIFT 0x1f #define SPI_WF_LIFETIME_CNTL__SAMPLE_PERIOD_MASK 0xf #define SPI_WF_LIFETIME_CNTL__SAMPLE_PERIOD__SHIFT 0x0 #define SPI_WF_LIFETIME_CNTL__EN_MASK 0x10 #define SPI_WF_LIFETIME_CNTL__EN__SHIFT 0x4 #define SPI_WF_LIFETIME_LIMIT_0__MAX_CNT_MASK 0x7fffffff #define SPI_WF_LIFETIME_LIMIT_0__MAX_CNT__SHIFT 0x0 #define SPI_WF_LIFETIME_LIMIT_0__EN_WARN_MASK 0x80000000 #define SPI_WF_LIFETIME_LIMIT_0__EN_WARN__SHIFT 0x1f #define SPI_WF_LIFETIME_LIMIT_1__MAX_CNT_MASK 0x7fffffff #define SPI_WF_LIFETIME_LIMIT_1__MAX_CNT__SHIFT 0x0 #define SPI_WF_LIFETIME_LIMIT_1__EN_WARN_MASK 0x80000000 #define SPI_WF_LIFETIME_LIMIT_1__EN_WARN__SHIFT 0x1f #define SPI_WF_LIFETIME_LIMIT_2__MAX_CNT_MASK 0x7fffffff #define SPI_WF_LIFETIME_LIMIT_2__MAX_CNT__SHIFT 0x0 #define SPI_WF_LIFETIME_LIMIT_2__EN_WARN_MASK 0x80000000 #define SPI_WF_LIFETIME_LIMIT_2__EN_WARN__SHIFT 0x1f #define SPI_WF_LIFETIME_LIMIT_3__MAX_CNT_MASK 0x7fffffff #define SPI_WF_LIFETIME_LIMIT_3__MAX_CNT__SHIFT 0x0 #define SPI_WF_LIFETIME_LIMIT_3__EN_WARN_MASK 0x80000000 #define SPI_WF_LIFETIME_LIMIT_3__EN_WARN__SHIFT 0x1f #define SPI_WF_LIFETIME_LIMIT_4__MAX_CNT_MASK 0x7fffffff #define SPI_WF_LIFETIME_LIMIT_4__MAX_CNT__SHIFT 0x0 #define SPI_WF_LIFETIME_LIMIT_4__EN_WARN_MASK 0x80000000 #define SPI_WF_LIFETIME_LIMIT_4__EN_WARN__SHIFT 0x1f #define SPI_WF_LIFETIME_LIMIT_5__MAX_CNT_MASK 0x7fffffff #define SPI_WF_LIFETIME_LIMIT_5__MAX_CNT__SHIFT 0x0 #define SPI_WF_LIFETIME_LIMIT_5__EN_WARN_MASK 0x80000000 #define SPI_WF_LIFETIME_LIMIT_5__EN_WARN__SHIFT 0x1f #define SPI_WF_LIFETIME_LIMIT_6__MAX_CNT_MASK 0x7fffffff #define SPI_WF_LIFETIME_LIMIT_6__MAX_CNT__SHIFT 0x0 #define SPI_WF_LIFETIME_LIMIT_6__EN_WARN_MASK 0x80000000 #define SPI_WF_LIFETIME_LIMIT_6__EN_WARN__SHIFT 0x1f #define SPI_WF_LIFETIME_LIMIT_7__MAX_CNT_MASK 0x7fffffff #define SPI_WF_LIFETIME_LIMIT_7__MAX_CNT__SHIFT 0x0 #define SPI_WF_LIFETIME_LIMIT_7__EN_WARN_MASK 0x80000000 #define SPI_WF_LIFETIME_LIMIT_7__EN_WARN__SHIFT 0x1f #define SPI_WF_LIFETIME_LIMIT_8__MAX_CNT_MASK 0x7fffffff #define SPI_WF_LIFETIME_LIMIT_8__MAX_CNT__SHIFT 0x0 #define SPI_WF_LIFETIME_LIMIT_8__EN_WARN_MASK 0x80000000 #define SPI_WF_LIFETIME_LIMIT_8__EN_WARN__SHIFT 0x1f #define SPI_WF_LIFETIME_LIMIT_9__MAX_CNT_MASK 0x7fffffff #define SPI_WF_LIFETIME_LIMIT_9__MAX_CNT__SHIFT 0x0 #define SPI_WF_LIFETIME_LIMIT_9__EN_WARN_MASK 0x80000000 #define SPI_WF_LIFETIME_LIMIT_9__EN_WARN__SHIFT 0x1f #define SPI_WF_LIFETIME_STATUS_0__MAX_CNT_MASK 0x7fffffff #define SPI_WF_LIFETIME_STATUS_0__MAX_CNT__SHIFT 0x0 #define SPI_WF_LIFETIME_STATUS_0__INT_SENT_MASK 0x80000000 #define SPI_WF_LIFETIME_STATUS_0__INT_SENT__SHIFT 0x1f #define SPI_WF_LIFETIME_STATUS_1__MAX_CNT_MASK 0x7fffffff #define SPI_WF_LIFETIME_STATUS_1__MAX_CNT__SHIFT 0x0 #define SPI_WF_LIFETIME_STATUS_1__INT_SENT_MASK 0x80000000 #define SPI_WF_LIFETIME_STATUS_1__INT_SENT__SHIFT 0x1f #define SPI_WF_LIFETIME_STATUS_2__MAX_CNT_MASK 0x7fffffff #define SPI_WF_LIFETIME_STATUS_2__MAX_CNT__SHIFT 0x0 #define SPI_WF_LIFETIME_STATUS_2__INT_SENT_MASK 0x80000000 #define SPI_WF_LIFETIME_STATUS_2__INT_SENT__SHIFT 0x1f #define SPI_WF_LIFETIME_STATUS_3__MAX_CNT_MASK 0x7fffffff #define SPI_WF_LIFETIME_STATUS_3__MAX_CNT__SHIFT 0x0 #define SPI_WF_LIFETIME_STATUS_3__INT_SENT_MASK 0x80000000 #define SPI_WF_LIFETIME_STATUS_3__INT_SENT__SHIFT 0x1f #define SPI_WF_LIFETIME_STATUS_4__MAX_CNT_MASK 0x7fffffff #define SPI_WF_LIFETIME_STATUS_4__MAX_CNT__SHIFT 0x0 #define SPI_WF_LIFETIME_STATUS_4__INT_SENT_MASK 0x80000000 #define SPI_WF_LIFETIME_STATUS_4__INT_SENT__SHIFT 0x1f #define SPI_WF_LIFETIME_STATUS_5__MAX_CNT_MASK 0x7fffffff #define SPI_WF_LIFETIME_STATUS_5__MAX_CNT__SHIFT 0x0 #define SPI_WF_LIFETIME_STATUS_5__INT_SENT_MASK 0x80000000 #define SPI_WF_LIFETIME_STATUS_5__INT_SENT__SHIFT 0x1f #define SPI_WF_LIFETIME_STATUS_6__MAX_CNT_MASK 0x7fffffff #define SPI_WF_LIFETIME_STATUS_6__MAX_CNT__SHIFT 0x0 #define SPI_WF_LIFETIME_STATUS_6__INT_SENT_MASK 0x80000000 #define SPI_WF_LIFETIME_STATUS_6__INT_SENT__SHIFT 0x1f #define SPI_WF_LIFETIME_STATUS_7__MAX_CNT_MASK 0x7fffffff #define SPI_WF_LIFETIME_STATUS_7__MAX_CNT__SHIFT 0x0 #define SPI_WF_LIFETIME_STATUS_7__INT_SENT_MASK 0x80000000 #define SPI_WF_LIFETIME_STATUS_7__INT_SENT__SHIFT 0x1f #define SPI_WF_LIFETIME_STATUS_8__MAX_CNT_MASK 0x7fffffff #define SPI_WF_LIFETIME_STATUS_8__MAX_CNT__SHIFT 0x0 #define SPI_WF_LIFETIME_STATUS_8__INT_SENT_MASK 0x80000000 #define SPI_WF_LIFETIME_STATUS_8__INT_SENT__SHIFT 0x1f #define SPI_WF_LIFETIME_STATUS_9__MAX_CNT_MASK 0x7fffffff #define SPI_WF_LIFETIME_STATUS_9__MAX_CNT__SHIFT 0x0 #define SPI_WF_LIFETIME_STATUS_9__INT_SENT_MASK 0x80000000 #define SPI_WF_LIFETIME_STATUS_9__INT_SENT__SHIFT 0x1f #define SPI_WF_LIFETIME_STATUS_10__MAX_CNT_MASK 0x7fffffff #define SPI_WF_LIFETIME_STATUS_10__MAX_CNT__SHIFT 0x0 #define SPI_WF_LIFETIME_STATUS_10__INT_SENT_MASK 0x80000000 #define SPI_WF_LIFETIME_STATUS_10__INT_SENT__SHIFT 0x1f #define SPI_WF_LIFETIME_STATUS_11__MAX_CNT_MASK 0x7fffffff #define SPI_WF_LIFETIME_STATUS_11__MAX_CNT__SHIFT 0x0 #define SPI_WF_LIFETIME_STATUS_11__INT_SENT_MASK 0x80000000 #define SPI_WF_LIFETIME_STATUS_11__INT_SENT__SHIFT 0x1f #define SPI_WF_LIFETIME_STATUS_12__MAX_CNT_MASK 0x7fffffff #define SPI_WF_LIFETIME_STATUS_12__MAX_CNT__SHIFT 0x0 #define SPI_WF_LIFETIME_STATUS_12__INT_SENT_MASK 0x80000000 #define SPI_WF_LIFETIME_STATUS_12__INT_SENT__SHIFT 0x1f #define SPI_WF_LIFETIME_STATUS_13__MAX_CNT_MASK 0x7fffffff #define SPI_WF_LIFETIME_STATUS_13__MAX_CNT__SHIFT 0x0 #define SPI_WF_LIFETIME_STATUS_13__INT_SENT_MASK 0x80000000 #define SPI_WF_LIFETIME_STATUS_13__INT_SENT__SHIFT 0x1f #define SPI_WF_LIFETIME_STATUS_14__MAX_CNT_MASK 0x7fffffff #define SPI_WF_LIFETIME_STATUS_14__MAX_CNT__SHIFT 0x0 #define SPI_WF_LIFETIME_STATUS_14__INT_SENT_MASK 0x80000000 #define SPI_WF_LIFETIME_STATUS_14__INT_SENT__SHIFT 0x1f #define SPI_WF_LIFETIME_STATUS_15__MAX_CNT_MASK 0x7fffffff #define SPI_WF_LIFETIME_STATUS_15__MAX_CNT__SHIFT 0x0 #define SPI_WF_LIFETIME_STATUS_15__INT_SENT_MASK 0x80000000 #define SPI_WF_LIFETIME_STATUS_15__INT_SENT__SHIFT 0x1f #define SPI_WF_LIFETIME_STATUS_16__MAX_CNT_MASK 0x7fffffff #define SPI_WF_LIFETIME_STATUS_16__MAX_CNT__SHIFT 0x0 #define SPI_WF_LIFETIME_STATUS_16__INT_SENT_MASK 0x80000000 #define SPI_WF_LIFETIME_STATUS_16__INT_SENT__SHIFT 0x1f #define SPI_WF_LIFETIME_STATUS_17__MAX_CNT_MASK 0x7fffffff #define SPI_WF_LIFETIME_STATUS_17__MAX_CNT__SHIFT 0x0 #define SPI_WF_LIFETIME_STATUS_17__INT_SENT_MASK 0x80000000 #define SPI_WF_LIFETIME_STATUS_17__INT_SENT__SHIFT 0x1f #define SPI_WF_LIFETIME_STATUS_18__MAX_CNT_MASK 0x7fffffff #define SPI_WF_LIFETIME_STATUS_18__MAX_CNT__SHIFT 0x0 #define SPI_WF_LIFETIME_STATUS_18__INT_SENT_MASK 0x80000000 #define SPI_WF_LIFETIME_STATUS_18__INT_SENT__SHIFT 0x1f #define SPI_WF_LIFETIME_STATUS_19__MAX_CNT_MASK 0x7fffffff #define SPI_WF_LIFETIME_STATUS_19__MAX_CNT__SHIFT 0x0 #define SPI_WF_LIFETIME_STATUS_19__INT_SENT_MASK 0x80000000 #define SPI_WF_LIFETIME_STATUS_19__INT_SENT__SHIFT 0x1f #define SPI_WF_LIFETIME_STATUS_20__MAX_CNT_MASK 0x7fffffff #define SPI_WF_LIFETIME_STATUS_20__MAX_CNT__SHIFT 0x0 #define SPI_WF_LIFETIME_STATUS_20__INT_SENT_MASK 0x80000000 #define SPI_WF_LIFETIME_STATUS_20__INT_SENT__SHIFT 0x1f #define SPI_WF_LIFETIME_DEBUG__START_VALUE_MASK 0x7fffffff #define SPI_WF_LIFETIME_DEBUG__START_VALUE__SHIFT 0x0 #define SPI_WF_LIFETIME_DEBUG__OVERRIDE_EN_MASK 0x80000000 #define SPI_WF_LIFETIME_DEBUG__OVERRIDE_EN__SHIFT 0x1f #define SPI_SLAVE_DEBUG_BUSY__LS_VTX_BUSY_MASK 0x1 #define SPI_SLAVE_DEBUG_BUSY__LS_VTX_BUSY__SHIFT 0x0 #define SPI_SLAVE_DEBUG_BUSY__HS_VTX_BUSY_MASK 0x2 #define SPI_SLAVE_DEBUG_BUSY__HS_VTX_BUSY__SHIFT 0x1 #define SPI_SLAVE_DEBUG_BUSY__ES_VTX_BUSY_MASK 0x4 #define SPI_SLAVE_DEBUG_BUSY__ES_VTX_BUSY__SHIFT 0x2 #define SPI_SLAVE_DEBUG_BUSY__GS_VTX_BUSY_MASK 0x8 #define SPI_SLAVE_DEBUG_BUSY__GS_VTX_BUSY__SHIFT 0x3 #define SPI_SLAVE_DEBUG_BUSY__VS_VTX_BUSY_MASK 0x10 #define SPI_SLAVE_DEBUG_BUSY__VS_VTX_BUSY__SHIFT 0x4 #define SPI_SLAVE_DEBUG_BUSY__VGPR_WC00_BUSY_MASK 0x20 #define SPI_SLAVE_DEBUG_BUSY__VGPR_WC00_BUSY__SHIFT 0x5 #define SPI_SLAVE_DEBUG_BUSY__VGPR_WC01_BUSY_MASK 0x40 #define SPI_SLAVE_DEBUG_BUSY__VGPR_WC01_BUSY__SHIFT 0x6 #define SPI_SLAVE_DEBUG_BUSY__VGPR_WC10_BUSY_MASK 0x80 #define SPI_SLAVE_DEBUG_BUSY__VGPR_WC10_BUSY__SHIFT 0x7 #define SPI_SLAVE_DEBUG_BUSY__VGPR_WC11_BUSY_MASK 0x100 #define SPI_SLAVE_DEBUG_BUSY__VGPR_WC11_BUSY__SHIFT 0x8 #define SPI_SLAVE_DEBUG_BUSY__SGPR_WC00_BUSY_MASK 0x200 #define SPI_SLAVE_DEBUG_BUSY__SGPR_WC00_BUSY__SHIFT 0x9 #define SPI_SLAVE_DEBUG_BUSY__SGPR_WC01_BUSY_MASK 0x400 #define SPI_SLAVE_DEBUG_BUSY__SGPR_WC01_BUSY__SHIFT 0xa #define SPI_SLAVE_DEBUG_BUSY__SGPR_WC02_BUSY_MASK 0x800 #define SPI_SLAVE_DEBUG_BUSY__SGPR_WC02_BUSY__SHIFT 0xb #define SPI_SLAVE_DEBUG_BUSY__SGPR_WC03_BUSY_MASK 0x1000 #define SPI_SLAVE_DEBUG_BUSY__SGPR_WC03_BUSY__SHIFT 0xc #define SPI_SLAVE_DEBUG_BUSY__SGPR_WC10_BUSY_MASK 0x2000 #define SPI_SLAVE_DEBUG_BUSY__SGPR_WC10_BUSY__SHIFT 0xd #define SPI_SLAVE_DEBUG_BUSY__SGPR_WC11_BUSY_MASK 0x4000 #define SPI_SLAVE_DEBUG_BUSY__SGPR_WC11_BUSY__SHIFT 0xe #define SPI_SLAVE_DEBUG_BUSY__SGPR_WC12_BUSY_MASK 0x8000 #define SPI_SLAVE_DEBUG_BUSY__SGPR_WC12_BUSY__SHIFT 0xf #define SPI_SLAVE_DEBUG_BUSY__SGPR_WC13_BUSY_MASK 0x10000 #define SPI_SLAVE_DEBUG_BUSY__SGPR_WC13_BUSY__SHIFT 0x10 #define SPI_SLAVE_DEBUG_BUSY__WAVEBUFFER0_BUSY_MASK 0x20000 #define SPI_SLAVE_DEBUG_BUSY__WAVEBUFFER0_BUSY__SHIFT 0x11 #define SPI_SLAVE_DEBUG_BUSY__WAVEBUFFER1_BUSY_MASK 0x40000 #define SPI_SLAVE_DEBUG_BUSY__WAVEBUFFER1_BUSY__SHIFT 0x12 #define SPI_SLAVE_DEBUG_BUSY__WAVE_WC0_BUSY_MASK 0x80000 #define SPI_SLAVE_DEBUG_BUSY__WAVE_WC0_BUSY__SHIFT 0x13 #define SPI_SLAVE_DEBUG_BUSY__WAVE_WC1_BUSY_MASK 0x100000 #define SPI_SLAVE_DEBUG_BUSY__WAVE_WC1_BUSY__SHIFT 0x14 #define SPI_SLAVE_DEBUG_BUSY__EVENT_CNTL_BUSY_MASK 0x200000 #define SPI_SLAVE_DEBUG_BUSY__EVENT_CNTL_BUSY__SHIFT 0x15 #define SPI_SLAVE_DEBUG_BUSY__SAVE_CTX_BUSY_MASK 0x400000 #define SPI_SLAVE_DEBUG_BUSY__SAVE_CTX_BUSY__SHIFT 0x16 #define SPI_LB_CTR_CTRL__LOAD_MASK 0x1 #define SPI_LB_CTR_CTRL__LOAD__SHIFT 0x0 #define SPI_LB_CU_MASK__CU_MASK_MASK 0xffff #define SPI_LB_CU_MASK__CU_MASK__SHIFT 0x0 #define SPI_LB_DATA_REG__CNT_DATA_MASK 0xffffffff #define SPI_LB_DATA_REG__CNT_DATA__SHIFT 0x0 #define SPI_PG_ENABLE_STATIC_CU_MASK__CU_MASK_MASK 0xffff #define SPI_PG_ENABLE_STATIC_CU_MASK__CU_MASK__SHIFT 0x0 #define SPI_GDS_CREDITS__DS_DATA_CREDITS_MASK 0xff #define SPI_GDS_CREDITS__DS_DATA_CREDITS__SHIFT 0x0 #define SPI_GDS_CREDITS__DS_CMD_CREDITS_MASK 0xff00 #define SPI_GDS_CREDITS__DS_CMD_CREDITS__SHIFT 0x8 #define SPI_GDS_CREDITS__UNUSED_MASK 0xffff0000 #define SPI_GDS_CREDITS__UNUSED__SHIFT 0x10 #define SPI_SX_EXPORT_BUFFER_SIZES__COLOR_BUFFER_SIZE_MASK 0xffff #define SPI_SX_EXPORT_BUFFER_SIZES__COLOR_BUFFER_SIZE__SHIFT 0x0 #define SPI_SX_EXPORT_BUFFER_SIZES__POSITION_BUFFER_SIZE_MASK 0xffff0000 #define SPI_SX_EXPORT_BUFFER_SIZES__POSITION_BUFFER_SIZE__SHIFT 0x10 #define SPI_SX_SCOREBOARD_BUFFER_SIZES__COLOR_SCOREBOARD_SIZE_MASK 0xffff #define SPI_SX_SCOREBOARD_BUFFER_SIZES__COLOR_SCOREBOARD_SIZE__SHIFT 0x0 #define SPI_SX_SCOREBOARD_BUFFER_SIZES__POSITION_SCOREBOARD_SIZE_MASK 0xffff0000 #define SPI_SX_SCOREBOARD_BUFFER_SIZES__POSITION_SCOREBOARD_SIZE__SHIFT 0x10 #define SPI_CSQ_WF_ACTIVE_STATUS__ACTIVE_MASK 0xffffffff #define SPI_CSQ_WF_ACTIVE_STATUS__ACTIVE__SHIFT 0x0 #define SPI_CSQ_WF_ACTIVE_COUNT_0__COUNT_MASK 0x7ff #define SPI_CSQ_WF_ACTIVE_COUNT_0__COUNT__SHIFT 0x0 #define SPI_CSQ_WF_ACTIVE_COUNT_1__COUNT_MASK 0x7ff #define SPI_CSQ_WF_ACTIVE_COUNT_1__COUNT__SHIFT 0x0 #define SPI_CSQ_WF_ACTIVE_COUNT_2__COUNT_MASK 0x7ff #define SPI_CSQ_WF_ACTIVE_COUNT_2__COUNT__SHIFT 0x0 #define SPI_CSQ_WF_ACTIVE_COUNT_3__COUNT_MASK 0x7ff #define SPI_CSQ_WF_ACTIVE_COUNT_3__COUNT__SHIFT 0x0 #define SPI_CSQ_WF_ACTIVE_COUNT_4__COUNT_MASK 0x7ff #define SPI_CSQ_WF_ACTIVE_COUNT_4__COUNT__SHIFT 0x0 #define SPI_CSQ_WF_ACTIVE_COUNT_5__COUNT_MASK 0x7ff #define SPI_CSQ_WF_ACTIVE_COUNT_5__COUNT__SHIFT 0x0 #define SPI_CSQ_WF_ACTIVE_COUNT_6__COUNT_MASK 0x7ff #define SPI_CSQ_WF_ACTIVE_COUNT_6__COUNT__SHIFT 0x0 #define SPI_CSQ_WF_ACTIVE_COUNT_7__COUNT_MASK 0x7ff #define SPI_CSQ_WF_ACTIVE_COUNT_7__COUNT__SHIFT 0x0 #define BCI_DEBUG_READ__DATA_MASK 0xffffff #define BCI_DEBUG_READ__DATA__SHIFT 0x0 #define SPI_P0_TRAP_SCREEN_PSBA_LO__MEM_BASE_MASK 0xffffffff #define SPI_P0_TRAP_SCREEN_PSBA_LO__MEM_BASE__SHIFT 0x0 #define SPI_P0_TRAP_SCREEN_PSBA_HI__MEM_BASE_MASK 0xff #define SPI_P0_TRAP_SCREEN_PSBA_HI__MEM_BASE__SHIFT 0x0 #define SPI_P0_TRAP_SCREEN_PSMA_LO__MEM_BASE_MASK 0xffffffff #define SPI_P0_TRAP_SCREEN_PSMA_LO__MEM_BASE__SHIFT 0x0 #define SPI_P0_TRAP_SCREEN_PSMA_HI__MEM_BASE_MASK 0xff #define SPI_P0_TRAP_SCREEN_PSMA_HI__MEM_BASE__SHIFT 0x0 #define SPI_P0_TRAP_SCREEN_GPR_MIN__VGPR_MIN_MASK 0x3f #define SPI_P0_TRAP_SCREEN_GPR_MIN__VGPR_MIN__SHIFT 0x0 #define SPI_P0_TRAP_SCREEN_GPR_MIN__SGPR_MIN_MASK 0x3c0 #define SPI_P0_TRAP_SCREEN_GPR_MIN__SGPR_MIN__SHIFT 0x6 #define SPI_P1_TRAP_SCREEN_PSBA_LO__MEM_BASE_MASK 0xffffffff #define SPI_P1_TRAP_SCREEN_PSBA_LO__MEM_BASE__SHIFT 0x0 #define SPI_P1_TRAP_SCREEN_PSBA_HI__MEM_BASE_MASK 0xff #define SPI_P1_TRAP_SCREEN_PSBA_HI__MEM_BASE__SHIFT 0x0 #define SPI_P1_TRAP_SCREEN_PSMA_LO__MEM_BASE_MASK 0xffffffff #define SPI_P1_TRAP_SCREEN_PSMA_LO__MEM_BASE__SHIFT 0x0 #define SPI_P1_TRAP_SCREEN_PSMA_HI__MEM_BASE_MASK 0xff #define SPI_P1_TRAP_SCREEN_PSMA_HI__MEM_BASE__SHIFT 0x0 #define SPI_P1_TRAP_SCREEN_GPR_MIN__VGPR_MIN_MASK 0x3f #define SPI_P1_TRAP_SCREEN_GPR_MIN__VGPR_MIN__SHIFT 0x0 #define SPI_P1_TRAP_SCREEN_GPR_MIN__SGPR_MIN_MASK 0x3c0 #define SPI_P1_TRAP_SCREEN_GPR_MIN__SGPR_MIN__SHIFT 0x6 #define SPI_SHADER_TBA_LO_PS__MEM_BASE_MASK 0xffffffff #define SPI_SHADER_TBA_LO_PS__MEM_BASE__SHIFT 0x0 #define SPI_SHADER_TBA_HI_PS__MEM_BASE_MASK 0xff #define SPI_SHADER_TBA_HI_PS__MEM_BASE__SHIFT 0x0 #define SPI_SHADER_TMA_LO_PS__MEM_BASE_MASK 0xffffffff #define SPI_SHADER_TMA_LO_PS__MEM_BASE__SHIFT 0x0 #define SPI_SHADER_TMA_HI_PS__MEM_BASE_MASK 0xff #define SPI_SHADER_TMA_HI_PS__MEM_BASE__SHIFT 0x0 #define SPI_SHADER_PGM_LO_PS__MEM_BASE_MASK 0xffffffff #define SPI_SHADER_PGM_LO_PS__MEM_BASE__SHIFT 0x0 #define SPI_SHADER_PGM_HI_PS__MEM_BASE_MASK 0xff #define SPI_SHADER_PGM_HI_PS__MEM_BASE__SHIFT 0x0 #define SPI_SHADER_PGM_RSRC1_PS__VGPRS_MASK 0x3f #define SPI_SHADER_PGM_RSRC1_PS__VGPRS__SHIFT 0x0 #define SPI_SHADER_PGM_RSRC1_PS__SGPRS_MASK 0x3c0 #define SPI_SHADER_PGM_RSRC1_PS__SGPRS__SHIFT 0x6 #define SPI_SHADER_PGM_RSRC1_PS__PRIORITY_MASK 0xc00 #define SPI_SHADER_PGM_RSRC1_PS__PRIORITY__SHIFT 0xa #define SPI_SHADER_PGM_RSRC1_PS__FLOAT_MODE_MASK 0xff000 #define SPI_SHADER_PGM_RSRC1_PS__FLOAT_MODE__SHIFT 0xc #define SPI_SHADER_PGM_RSRC1_PS__PRIV_MASK 0x100000 #define SPI_SHADER_PGM_RSRC1_PS__PRIV__SHIFT 0x14 #define SPI_SHADER_PGM_RSRC1_PS__DX10_CLAMP_MASK 0x200000 #define SPI_SHADER_PGM_RSRC1_PS__DX10_CLAMP__SHIFT 0x15 #define SPI_SHADER_PGM_RSRC1_PS__DEBUG_MODE_MASK 0x400000 #define SPI_SHADER_PGM_RSRC1_PS__DEBUG_MODE__SHIFT 0x16 #define SPI_SHADER_PGM_RSRC1_PS__IEEE_MODE_MASK 0x800000 #define SPI_SHADER_PGM_RSRC1_PS__IEEE_MODE__SHIFT 0x17 #define SPI_SHADER_PGM_RSRC1_PS__CU_GROUP_DISABLE_MASK 0x1000000 #define SPI_SHADER_PGM_RSRC1_PS__CU_GROUP_DISABLE__SHIFT 0x18 #define SPI_SHADER_PGM_RSRC1_PS__CACHE_CTL_MASK 0xe000000 #define SPI_SHADER_PGM_RSRC1_PS__CACHE_CTL__SHIFT 0x19 #define SPI_SHADER_PGM_RSRC1_PS__CDBG_USER_MASK 0x10000000 #define SPI_SHADER_PGM_RSRC1_PS__CDBG_USER__SHIFT 0x1c #define SPI_SHADER_PGM_RSRC2_PS__SCRATCH_EN_MASK 0x1 #define SPI_SHADER_PGM_RSRC2_PS__SCRATCH_EN__SHIFT 0x0 #define SPI_SHADER_PGM_RSRC2_PS__USER_SGPR_MASK 0x3e #define SPI_SHADER_PGM_RSRC2_PS__USER_SGPR__SHIFT 0x1 #define SPI_SHADER_PGM_RSRC2_PS__TRAP_PRESENT_MASK 0x40 #define SPI_SHADER_PGM_RSRC2_PS__TRAP_PRESENT__SHIFT 0x6 #define SPI_SHADER_PGM_RSRC2_PS__WAVE_CNT_EN_MASK 0x80 #define SPI_SHADER_PGM_RSRC2_PS__WAVE_CNT_EN__SHIFT 0x7 #define SPI_SHADER_PGM_RSRC2_PS__EXTRA_LDS_SIZE_MASK 0xff00 #define SPI_SHADER_PGM_RSRC2_PS__EXTRA_LDS_SIZE__SHIFT 0x8 #define SPI_SHADER_PGM_RSRC2_PS__EXCP_EN_MASK 0x1ff0000 #define SPI_SHADER_PGM_RSRC2_PS__EXCP_EN__SHIFT 0x10 #define SPI_SHADER_PGM_RSRC3_PS__CU_EN_MASK 0xffff #define SPI_SHADER_PGM_RSRC3_PS__CU_EN__SHIFT 0x0 #define SPI_SHADER_PGM_RSRC3_PS__WAVE_LIMIT_MASK 0x3f0000 #define SPI_SHADER_PGM_RSRC3_PS__WAVE_LIMIT__SHIFT 0x10 #define SPI_SHADER_PGM_RSRC3_PS__LOCK_LOW_THRESHOLD_MASK 0x3c00000 #define SPI_SHADER_PGM_RSRC3_PS__LOCK_LOW_THRESHOLD__SHIFT 0x16 #define SPI_SHADER_USER_DATA_PS_0__DATA_MASK 0xffffffff #define SPI_SHADER_USER_DATA_PS_0__DATA__SHIFT 0x0 #define SPI_SHADER_USER_DATA_PS_1__DATA_MASK 0xffffffff #define SPI_SHADER_USER_DATA_PS_1__DATA__SHIFT 0x0 #define SPI_SHADER_USER_DATA_PS_2__DATA_MASK 0xffffffff #define SPI_SHADER_USER_DATA_PS_2__DATA__SHIFT 0x0 #define SPI_SHADER_USER_DATA_PS_3__DATA_MASK 0xffffffff #define SPI_SHADER_USER_DATA_PS_3__DATA__SHIFT 0x0 #define SPI_SHADER_USER_DATA_PS_4__DATA_MASK 0xffffffff #define SPI_SHADER_USER_DATA_PS_4__DATA__SHIFT 0x0 #define SPI_SHADER_USER_DATA_PS_5__DATA_MASK 0xffffffff #define SPI_SHADER_USER_DATA_PS_5__DATA__SHIFT 0x0 #define SPI_SHADER_USER_DATA_PS_6__DATA_MASK 0xffffffff #define SPI_SHADER_USER_DATA_PS_6__DATA__SHIFT 0x0 #define SPI_SHADER_USER_DATA_PS_7__DATA_MASK 0xffffffff #define SPI_SHADER_USER_DATA_PS_7__DATA__SHIFT 0x0 #define SPI_SHADER_USER_DATA_PS_8__DATA_MASK 0xffffffff #define SPI_SHADER_USER_DATA_PS_8__DATA__SHIFT 0x0 #define SPI_SHADER_USER_DATA_PS_9__DATA_MASK 0xffffffff #define SPI_SHADER_USER_DATA_PS_9__DATA__SHIFT 0x0 #define SPI_SHADER_USER_DATA_PS_10__DATA_MASK 0xffffffff #define SPI_SHADER_USER_DATA_PS_10__DATA__SHIFT 0x0 #define SPI_SHADER_USER_DATA_PS_11__DATA_MASK 0xffffffff #define SPI_SHADER_USER_DATA_PS_11__DATA__SHIFT 0x0 #define SPI_SHADER_USER_DATA_PS_12__DATA_MASK 0xffffffff #define SPI_SHADER_USER_DATA_PS_12__DATA__SHIFT 0x0 #define SPI_SHADER_USER_DATA_PS_13__DATA_MASK 0xffffffff #define SPI_SHADER_USER_DATA_PS_13__DATA__SHIFT 0x0 #define SPI_SHADER_USER_DATA_PS_14__DATA_MASK 0xffffffff #define SPI_SHADER_USER_DATA_PS_14__DATA__SHIFT 0x0 #define SPI_SHADER_USER_DATA_PS_15__DATA_MASK 0xffffffff #define SPI_SHADER_USER_DATA_PS_15__DATA__SHIFT 0x0 #define SPI_SHADER_TBA_LO_VS__MEM_BASE_MASK 0xffffffff #define SPI_SHADER_TBA_LO_VS__MEM_BASE__SHIFT 0x0 #define SPI_SHADER_TBA_HI_VS__MEM_BASE_MASK 0xff #define SPI_SHADER_TBA_HI_VS__MEM_BASE__SHIFT 0x0 #define SPI_SHADER_TMA_LO_VS__MEM_BASE_MASK 0xffffffff #define SPI_SHADER_TMA_LO_VS__MEM_BASE__SHIFT 0x0 #define SPI_SHADER_TMA_HI_VS__MEM_BASE_MASK 0xff #define SPI_SHADER_TMA_HI_VS__MEM_BASE__SHIFT 0x0 #define SPI_SHADER_PGM_LO_VS__MEM_BASE_MASK 0xffffffff #define SPI_SHADER_PGM_LO_VS__MEM_BASE__SHIFT 0x0 #define SPI_SHADER_PGM_HI_VS__MEM_BASE_MASK 0xff #define SPI_SHADER_PGM_HI_VS__MEM_BASE__SHIFT 0x0 #define SPI_SHADER_PGM_RSRC1_VS__VGPRS_MASK 0x3f #define SPI_SHADER_PGM_RSRC1_VS__VGPRS__SHIFT 0x0 #define SPI_SHADER_PGM_RSRC1_VS__SGPRS_MASK 0x3c0 #define SPI_SHADER_PGM_RSRC1_VS__SGPRS__SHIFT 0x6 #define SPI_SHADER_PGM_RSRC1_VS__PRIORITY_MASK 0xc00 #define SPI_SHADER_PGM_RSRC1_VS__PRIORITY__SHIFT 0xa #define SPI_SHADER_PGM_RSRC1_VS__FLOAT_MODE_MASK 0xff000 #define SPI_SHADER_PGM_RSRC1_VS__FLOAT_MODE__SHIFT 0xc #define SPI_SHADER_PGM_RSRC1_VS__PRIV_MASK 0x100000 #define SPI_SHADER_PGM_RSRC1_VS__PRIV__SHIFT 0x14 #define SPI_SHADER_PGM_RSRC1_VS__DX10_CLAMP_MASK 0x200000 #define SPI_SHADER_PGM_RSRC1_VS__DX10_CLAMP__SHIFT 0x15 #define SPI_SHADER_PGM_RSRC1_VS__DEBUG_MODE_MASK 0x400000 #define SPI_SHADER_PGM_RSRC1_VS__DEBUG_MODE__SHIFT 0x16 #define SPI_SHADER_PGM_RSRC1_VS__IEEE_MODE_MASK 0x800000 #define SPI_SHADER_PGM_RSRC1_VS__IEEE_MODE__SHIFT 0x17 #define SPI_SHADER_PGM_RSRC1_VS__VGPR_COMP_CNT_MASK 0x3000000 #define SPI_SHADER_PGM_RSRC1_VS__VGPR_COMP_CNT__SHIFT 0x18 #define SPI_SHADER_PGM_RSRC1_VS__CU_GROUP_ENABLE_MASK 0x4000000 #define SPI_SHADER_PGM_RSRC1_VS__CU_GROUP_ENABLE__SHIFT 0x1a #define SPI_SHADER_PGM_RSRC1_VS__CACHE_CTL_MASK 0x38000000 #define SPI_SHADER_PGM_RSRC1_VS__CACHE_CTL__SHIFT 0x1b #define SPI_SHADER_PGM_RSRC1_VS__CDBG_USER_MASK 0x40000000 #define SPI_SHADER_PGM_RSRC1_VS__CDBG_USER__SHIFT 0x1e #define SPI_SHADER_PGM_RSRC2_VS__SCRATCH_EN_MASK 0x1 #define SPI_SHADER_PGM_RSRC2_VS__SCRATCH_EN__SHIFT 0x0 #define SPI_SHADER_PGM_RSRC2_VS__USER_SGPR_MASK 0x3e #define SPI_SHADER_PGM_RSRC2_VS__USER_SGPR__SHIFT 0x1 #define SPI_SHADER_PGM_RSRC2_VS__TRAP_PRESENT_MASK 0x40 #define SPI_SHADER_PGM_RSRC2_VS__TRAP_PRESENT__SHIFT 0x6 #define SPI_SHADER_PGM_RSRC2_VS__OC_LDS_EN_MASK 0x80 #define SPI_SHADER_PGM_RSRC2_VS__OC_LDS_EN__SHIFT 0x7 #define SPI_SHADER_PGM_RSRC2_VS__SO_BASE0_EN_MASK 0x100 #define SPI_SHADER_PGM_RSRC2_VS__SO_BASE0_EN__SHIFT 0x8 #define SPI_SHADER_PGM_RSRC2_VS__SO_BASE1_EN_MASK 0x200 #define SPI_SHADER_PGM_RSRC2_VS__SO_BASE1_EN__SHIFT 0x9 #define SPI_SHADER_PGM_RSRC2_VS__SO_BASE2_EN_MASK 0x400 #define SPI_SHADER_PGM_RSRC2_VS__SO_BASE2_EN__SHIFT 0xa #define SPI_SHADER_PGM_RSRC2_VS__SO_BASE3_EN_MASK 0x800 #define SPI_SHADER_PGM_RSRC2_VS__SO_BASE3_EN__SHIFT 0xb #define SPI_SHADER_PGM_RSRC2_VS__SO_EN_MASK 0x1000 #define SPI_SHADER_PGM_RSRC2_VS__SO_EN__SHIFT 0xc #define SPI_SHADER_PGM_RSRC2_VS__EXCP_EN_MASK 0x3fe000 #define SPI_SHADER_PGM_RSRC2_VS__EXCP_EN__SHIFT 0xd #define SPI_SHADER_PGM_RSRC2_VS__DISPATCH_DRAW_EN_MASK 0x1000000 #define SPI_SHADER_PGM_RSRC2_VS__DISPATCH_DRAW_EN__SHIFT 0x18 #define SPI_SHADER_PGM_RSRC3_VS__CU_EN_MASK 0xffff #define SPI_SHADER_PGM_RSRC3_VS__CU_EN__SHIFT 0x0 #define SPI_SHADER_PGM_RSRC3_VS__WAVE_LIMIT_MASK 0x3f0000 #define SPI_SHADER_PGM_RSRC3_VS__WAVE_LIMIT__SHIFT 0x10 #define SPI_SHADER_PGM_RSRC3_VS__LOCK_LOW_THRESHOLD_MASK 0x3c00000 #define SPI_SHADER_PGM_RSRC3_VS__LOCK_LOW_THRESHOLD__SHIFT 0x16 #define SPI_SHADER_LATE_ALLOC_VS__LIMIT_MASK 0x3f #define SPI_SHADER_LATE_ALLOC_VS__LIMIT__SHIFT 0x0 #define SPI_SHADER_USER_DATA_VS_0__DATA_MASK 0xffffffff #define SPI_SHADER_USER_DATA_VS_0__DATA__SHIFT 0x0 #define SPI_SHADER_USER_DATA_VS_1__DATA_MASK 0xffffffff #define SPI_SHADER_USER_DATA_VS_1__DATA__SHIFT 0x0 #define SPI_SHADER_USER_DATA_VS_2__DATA_MASK 0xffffffff #define SPI_SHADER_USER_DATA_VS_2__DATA__SHIFT 0x0 #define SPI_SHADER_USER_DATA_VS_3__DATA_MASK 0xffffffff #define SPI_SHADER_USER_DATA_VS_3__DATA__SHIFT 0x0 #define SPI_SHADER_USER_DATA_VS_4__DATA_MASK 0xffffffff #define SPI_SHADER_USER_DATA_VS_4__DATA__SHIFT 0x0 #define SPI_SHADER_USER_DATA_VS_5__DATA_MASK 0xffffffff #define SPI_SHADER_USER_DATA_VS_5__DATA__SHIFT 0x0 #define SPI_SHADER_USER_DATA_VS_6__DATA_MASK 0xffffffff #define SPI_SHADER_USER_DATA_VS_6__DATA__SHIFT 0x0 #define SPI_SHADER_USER_DATA_VS_7__DATA_MASK 0xffffffff #define SPI_SHADER_USER_DATA_VS_7__DATA__SHIFT 0x0 #define SPI_SHADER_USER_DATA_VS_8__DATA_MASK 0xffffffff #define SPI_SHADER_USER_DATA_VS_8__DATA__SHIFT 0x0 #define SPI_SHADER_USER_DATA_VS_9__DATA_MASK 0xffffffff #define SPI_SHADER_USER_DATA_VS_9__DATA__SHIFT 0x0 #define SPI_SHADER_USER_DATA_VS_10__DATA_MASK 0xffffffff #define SPI_SHADER_USER_DATA_VS_10__DATA__SHIFT 0x0 #define SPI_SHADER_USER_DATA_VS_11__DATA_MASK 0xffffffff #define SPI_SHADER_USER_DATA_VS_11__DATA__SHIFT 0x0 #define SPI_SHADER_USER_DATA_VS_12__DATA_MASK 0xffffffff #define SPI_SHADER_USER_DATA_VS_12__DATA__SHIFT 0x0 #define SPI_SHADER_USER_DATA_VS_13__DATA_MASK 0xffffffff #define SPI_SHADER_USER_DATA_VS_13__DATA__SHIFT 0x0 #define SPI_SHADER_USER_DATA_VS_14__DATA_MASK 0xffffffff #define SPI_SHADER_USER_DATA_VS_14__DATA__SHIFT 0x0 #define SPI_SHADER_USER_DATA_VS_15__DATA_MASK 0xffffffff #define SPI_SHADER_USER_DATA_VS_15__DATA__SHIFT 0x0 #define SPI_SHADER_PGM_RSRC2_ES_VS__SCRATCH_EN_MASK 0x1 #define SPI_SHADER_PGM_RSRC2_ES_VS__SCRATCH_EN__SHIFT 0x0 #define SPI_SHADER_PGM_RSRC2_ES_VS__USER_SGPR_MASK 0x3e #define SPI_SHADER_PGM_RSRC2_ES_VS__USER_SGPR__SHIFT 0x1 #define SPI_SHADER_PGM_RSRC2_ES_VS__TRAP_PRESENT_MASK 0x40 #define SPI_SHADER_PGM_RSRC2_ES_VS__TRAP_PRESENT__SHIFT 0x6 #define SPI_SHADER_PGM_RSRC2_ES_VS__OC_LDS_EN_MASK 0x80 #define SPI_SHADER_PGM_RSRC2_ES_VS__OC_LDS_EN__SHIFT 0x7 #define SPI_SHADER_PGM_RSRC2_ES_VS__EXCP_EN_MASK 0x1ff00 #define SPI_SHADER_PGM_RSRC2_ES_VS__EXCP_EN__SHIFT 0x8 #define SPI_SHADER_PGM_RSRC2_ES_VS__LDS_SIZE_MASK 0x1ff00000 #define SPI_SHADER_PGM_RSRC2_ES_VS__LDS_SIZE__SHIFT 0x14 #define SPI_SHADER_PGM_RSRC2_LS_VS__SCRATCH_EN_MASK 0x1 #define SPI_SHADER_PGM_RSRC2_LS_VS__SCRATCH_EN__SHIFT 0x0 #define SPI_SHADER_PGM_RSRC2_LS_VS__USER_SGPR_MASK 0x3e #define SPI_SHADER_PGM_RSRC2_LS_VS__USER_SGPR__SHIFT 0x1 #define SPI_SHADER_PGM_RSRC2_LS_VS__TRAP_PRESENT_MASK 0x40 #define SPI_SHADER_PGM_RSRC2_LS_VS__TRAP_PRESENT__SHIFT 0x6 #define SPI_SHADER_PGM_RSRC2_LS_VS__LDS_SIZE_MASK 0xff80 #define SPI_SHADER_PGM_RSRC2_LS_VS__LDS_SIZE__SHIFT 0x7 #define SPI_SHADER_PGM_RSRC2_LS_VS__EXCP_EN_MASK 0x1ff0000 #define SPI_SHADER_PGM_RSRC2_LS_VS__EXCP_EN__SHIFT 0x10 #define SPI_SHADER_TBA_LO_GS__MEM_BASE_MASK 0xffffffff #define SPI_SHADER_TBA_LO_GS__MEM_BASE__SHIFT 0x0 #define SPI_SHADER_TBA_HI_GS__MEM_BASE_MASK 0xff #define SPI_SHADER_TBA_HI_GS__MEM_BASE__SHIFT 0x0 #define SPI_SHADER_TMA_LO_GS__MEM_BASE_MASK 0xffffffff #define SPI_SHADER_TMA_LO_GS__MEM_BASE__SHIFT 0x0 #define SPI_SHADER_TMA_HI_GS__MEM_BASE_MASK 0xff #define SPI_SHADER_TMA_HI_GS__MEM_BASE__SHIFT 0x0 #define SPI_SHADER_PGM_LO_GS__MEM_BASE_MASK 0xffffffff #define SPI_SHADER_PGM_LO_GS__MEM_BASE__SHIFT 0x0 #define SPI_SHADER_PGM_HI_GS__MEM_BASE_MASK 0xff #define SPI_SHADER_PGM_HI_GS__MEM_BASE__SHIFT 0x0 #define SPI_SHADER_PGM_RSRC1_GS__VGPRS_MASK 0x3f #define SPI_SHADER_PGM_RSRC1_GS__VGPRS__SHIFT 0x0 #define SPI_SHADER_PGM_RSRC1_GS__SGPRS_MASK 0x3c0 #define SPI_SHADER_PGM_RSRC1_GS__SGPRS__SHIFT 0x6 #define SPI_SHADER_PGM_RSRC1_GS__PRIORITY_MASK 0xc00 #define SPI_SHADER_PGM_RSRC1_GS__PRIORITY__SHIFT 0xa #define SPI_SHADER_PGM_RSRC1_GS__FLOAT_MODE_MASK 0xff000 #define SPI_SHADER_PGM_RSRC1_GS__FLOAT_MODE__SHIFT 0xc #define SPI_SHADER_PGM_RSRC1_GS__PRIV_MASK 0x100000 #define SPI_SHADER_PGM_RSRC1_GS__PRIV__SHIFT 0x14 #define SPI_SHADER_PGM_RSRC1_GS__DX10_CLAMP_MASK 0x200000 #define SPI_SHADER_PGM_RSRC1_GS__DX10_CLAMP__SHIFT 0x15 #define SPI_SHADER_PGM_RSRC1_GS__DEBUG_MODE_MASK 0x400000 #define SPI_SHADER_PGM_RSRC1_GS__DEBUG_MODE__SHIFT 0x16 #define SPI_SHADER_PGM_RSRC1_GS__IEEE_MODE_MASK 0x800000 #define SPI_SHADER_PGM_RSRC1_GS__IEEE_MODE__SHIFT 0x17 #define SPI_SHADER_PGM_RSRC1_GS__CU_GROUP_ENABLE_MASK 0x1000000 #define SPI_SHADER_PGM_RSRC1_GS__CU_GROUP_ENABLE__SHIFT 0x18 #define SPI_SHADER_PGM_RSRC1_GS__CACHE_CTL_MASK 0xe000000 #define SPI_SHADER_PGM_RSRC1_GS__CACHE_CTL__SHIFT 0x19 #define SPI_SHADER_PGM_RSRC1_GS__CDBG_USER_MASK 0x10000000 #define SPI_SHADER_PGM_RSRC1_GS__CDBG_USER__SHIFT 0x1c #define SPI_SHADER_PGM_RSRC2_GS__SCRATCH_EN_MASK 0x1 #define SPI_SHADER_PGM_RSRC2_GS__SCRATCH_EN__SHIFT 0x0 #define SPI_SHADER_PGM_RSRC2_GS__USER_SGPR_MASK 0x3e #define SPI_SHADER_PGM_RSRC2_GS__USER_SGPR__SHIFT 0x1 #define SPI_SHADER_PGM_RSRC2_GS__TRAP_PRESENT_MASK 0x40 #define SPI_SHADER_PGM_RSRC2_GS__TRAP_PRESENT__SHIFT 0x6 #define SPI_SHADER_PGM_RSRC2_GS__EXCP_EN_MASK 0xff80 #define SPI_SHADER_PGM_RSRC2_GS__EXCP_EN__SHIFT 0x7 #define SPI_SHADER_PGM_RSRC3_GS__CU_EN_MASK 0xffff #define SPI_SHADER_PGM_RSRC3_GS__CU_EN__SHIFT 0x0 #define SPI_SHADER_PGM_RSRC3_GS__WAVE_LIMIT_MASK 0x3f0000 #define SPI_SHADER_PGM_RSRC3_GS__WAVE_LIMIT__SHIFT 0x10 #define SPI_SHADER_PGM_RSRC3_GS__LOCK_LOW_THRESHOLD_MASK 0x3c00000 #define SPI_SHADER_PGM_RSRC3_GS__LOCK_LOW_THRESHOLD__SHIFT 0x16 #define SPI_SHADER_PGM_RSRC3_GS__GROUP_FIFO_DEPTH_MASK 0xfc000000 #define SPI_SHADER_PGM_RSRC3_GS__GROUP_FIFO_DEPTH__SHIFT 0x1a #define SPI_SHADER_USER_DATA_GS_0__DATA_MASK 0xffffffff #define SPI_SHADER_USER_DATA_GS_0__DATA__SHIFT 0x0 #define SPI_SHADER_USER_DATA_GS_1__DATA_MASK 0xffffffff #define SPI_SHADER_USER_DATA_GS_1__DATA__SHIFT 0x0 #define SPI_SHADER_USER_DATA_GS_2__DATA_MASK 0xffffffff #define SPI_SHADER_USER_DATA_GS_2__DATA__SHIFT 0x0 #define SPI_SHADER_USER_DATA_GS_3__DATA_MASK 0xffffffff #define SPI_SHADER_USER_DATA_GS_3__DATA__SHIFT 0x0 #define SPI_SHADER_USER_DATA_GS_4__DATA_MASK 0xffffffff #define SPI_SHADER_USER_DATA_GS_4__DATA__SHIFT 0x0 #define SPI_SHADER_USER_DATA_GS_5__DATA_MASK 0xffffffff #define SPI_SHADER_USER_DATA_GS_5__DATA__SHIFT 0x0 #define SPI_SHADER_USER_DATA_GS_6__DATA_MASK 0xffffffff #define SPI_SHADER_USER_DATA_GS_6__DATA__SHIFT 0x0 #define SPI_SHADER_USER_DATA_GS_7__DATA_MASK 0xffffffff #define SPI_SHADER_USER_DATA_GS_7__DATA__SHIFT 0x0 #define SPI_SHADER_USER_DATA_GS_8__DATA_MASK 0xffffffff #define SPI_SHADER_USER_DATA_GS_8__DATA__SHIFT 0x0 #define SPI_SHADER_USER_DATA_GS_9__DATA_MASK 0xffffffff #define SPI_SHADER_USER_DATA_GS_9__DATA__SHIFT 0x0 #define SPI_SHADER_USER_DATA_GS_10__DATA_MASK 0xffffffff #define SPI_SHADER_USER_DATA_GS_10__DATA__SHIFT 0x0 #define SPI_SHADER_USER_DATA_GS_11__DATA_MASK 0xffffffff #define SPI_SHADER_USER_DATA_GS_11__DATA__SHIFT 0x0 #define SPI_SHADER_USER_DATA_GS_12__DATA_MASK 0xffffffff #define SPI_SHADER_USER_DATA_GS_12__DATA__SHIFT 0x0 #define SPI_SHADER_USER_DATA_GS_13__DATA_MASK 0xffffffff #define SPI_SHADER_USER_DATA_GS_13__DATA__SHIFT 0x0 #define SPI_SHADER_USER_DATA_GS_14__DATA_MASK 0xffffffff #define SPI_SHADER_USER_DATA_GS_14__DATA__SHIFT 0x0 #define SPI_SHADER_USER_DATA_GS_15__DATA_MASK 0xffffffff #define SPI_SHADER_USER_DATA_GS_15__DATA__SHIFT 0x0 #define SPI_SHADER_PGM_RSRC2_ES_GS__SCRATCH_EN_MASK 0x1 #define SPI_SHADER_PGM_RSRC2_ES_GS__SCRATCH_EN__SHIFT 0x0 #define SPI_SHADER_PGM_RSRC2_ES_GS__USER_SGPR_MASK 0x3e #define SPI_SHADER_PGM_RSRC2_ES_GS__USER_SGPR__SHIFT 0x1 #define SPI_SHADER_PGM_RSRC2_ES_GS__TRAP_PRESENT_MASK 0x40 #define SPI_SHADER_PGM_RSRC2_ES_GS__TRAP_PRESENT__SHIFT 0x6 #define SPI_SHADER_PGM_RSRC2_ES_GS__OC_LDS_EN_MASK 0x80 #define SPI_SHADER_PGM_RSRC2_ES_GS__OC_LDS_EN__SHIFT 0x7 #define SPI_SHADER_PGM_RSRC2_ES_GS__EXCP_EN_MASK 0x1ff00 #define SPI_SHADER_PGM_RSRC2_ES_GS__EXCP_EN__SHIFT 0x8 #define SPI_SHADER_PGM_RSRC2_ES_GS__LDS_SIZE_MASK 0x1ff00000 #define SPI_SHADER_PGM_RSRC2_ES_GS__LDS_SIZE__SHIFT 0x14 #define SPI_SHADER_TBA_LO_ES__MEM_BASE_MASK 0xffffffff #define SPI_SHADER_TBA_LO_ES__MEM_BASE__SHIFT 0x0 #define SPI_SHADER_TBA_HI_ES__MEM_BASE_MASK 0xff #define SPI_SHADER_TBA_HI_ES__MEM_BASE__SHIFT 0x0 #define SPI_SHADER_TMA_LO_ES__MEM_BASE_MASK 0xffffffff #define SPI_SHADER_TMA_LO_ES__MEM_BASE__SHIFT 0x0 #define SPI_SHADER_TMA_HI_ES__MEM_BASE_MASK 0xff #define SPI_SHADER_TMA_HI_ES__MEM_BASE__SHIFT 0x0 #define SPI_SHADER_PGM_LO_ES__MEM_BASE_MASK 0xffffffff #define SPI_SHADER_PGM_LO_ES__MEM_BASE__SHIFT 0x0 #define SPI_SHADER_PGM_HI_ES__MEM_BASE_MASK 0xff #define SPI_SHADER_PGM_HI_ES__MEM_BASE__SHIFT 0x0 #define SPI_SHADER_PGM_RSRC1_ES__VGPRS_MASK 0x3f #define SPI_SHADER_PGM_RSRC1_ES__VGPRS__SHIFT 0x0 #define SPI_SHADER_PGM_RSRC1_ES__SGPRS_MASK 0x3c0 #define SPI_SHADER_PGM_RSRC1_ES__SGPRS__SHIFT 0x6 #define SPI_SHADER_PGM_RSRC1_ES__PRIORITY_MASK 0xc00 #define SPI_SHADER_PGM_RSRC1_ES__PRIORITY__SHIFT 0xa #define SPI_SHADER_PGM_RSRC1_ES__FLOAT_MODE_MASK 0xff000 #define SPI_SHADER_PGM_RSRC1_ES__FLOAT_MODE__SHIFT 0xc #define SPI_SHADER_PGM_RSRC1_ES__PRIV_MASK 0x100000 #define SPI_SHADER_PGM_RSRC1_ES__PRIV__SHIFT 0x14 #define SPI_SHADER_PGM_RSRC1_ES__DX10_CLAMP_MASK 0x200000 #define SPI_SHADER_PGM_RSRC1_ES__DX10_CLAMP__SHIFT 0x15 #define SPI_SHADER_PGM_RSRC1_ES__DEBUG_MODE_MASK 0x400000 #define SPI_SHADER_PGM_RSRC1_ES__DEBUG_MODE__SHIFT 0x16 #define SPI_SHADER_PGM_RSRC1_ES__IEEE_MODE_MASK 0x800000 #define SPI_SHADER_PGM_RSRC1_ES__IEEE_MODE__SHIFT 0x17 #define SPI_SHADER_PGM_RSRC1_ES__VGPR_COMP_CNT_MASK 0x3000000 #define SPI_SHADER_PGM_RSRC1_ES__VGPR_COMP_CNT__SHIFT 0x18 #define SPI_SHADER_PGM_RSRC1_ES__CU_GROUP_ENABLE_MASK 0x4000000 #define SPI_SHADER_PGM_RSRC1_ES__CU_GROUP_ENABLE__SHIFT 0x1a #define SPI_SHADER_PGM_RSRC1_ES__CACHE_CTL_MASK 0x38000000 #define SPI_SHADER_PGM_RSRC1_ES__CACHE_CTL__SHIFT 0x1b #define SPI_SHADER_PGM_RSRC1_ES__CDBG_USER_MASK 0x40000000 #define SPI_SHADER_PGM_RSRC1_ES__CDBG_USER__SHIFT 0x1e #define SPI_SHADER_PGM_RSRC2_ES__SCRATCH_EN_MASK 0x1 #define SPI_SHADER_PGM_RSRC2_ES__SCRATCH_EN__SHIFT 0x0 #define SPI_SHADER_PGM_RSRC2_ES__USER_SGPR_MASK 0x3e #define SPI_SHADER_PGM_RSRC2_ES__USER_SGPR__SHIFT 0x1 #define SPI_SHADER_PGM_RSRC2_ES__TRAP_PRESENT_MASK 0x40 #define SPI_SHADER_PGM_RSRC2_ES__TRAP_PRESENT__SHIFT 0x6 #define SPI_SHADER_PGM_RSRC2_ES__OC_LDS_EN_MASK 0x80 #define SPI_SHADER_PGM_RSRC2_ES__OC_LDS_EN__SHIFT 0x7 #define SPI_SHADER_PGM_RSRC2_ES__EXCP_EN_MASK 0x1ff00 #define SPI_SHADER_PGM_RSRC2_ES__EXCP_EN__SHIFT 0x8 #define SPI_SHADER_PGM_RSRC2_ES__LDS_SIZE_MASK 0x1ff00000 #define SPI_SHADER_PGM_RSRC2_ES__LDS_SIZE__SHIFT 0x14 #define SPI_SHADER_PGM_RSRC3_ES__CU_EN_MASK 0xffff #define SPI_SHADER_PGM_RSRC3_ES__CU_EN__SHIFT 0x0 #define SPI_SHADER_PGM_RSRC3_ES__WAVE_LIMIT_MASK 0x3f0000 #define SPI_SHADER_PGM_RSRC3_ES__WAVE_LIMIT__SHIFT 0x10 #define SPI_SHADER_PGM_RSRC3_ES__LOCK_LOW_THRESHOLD_MASK 0x3c00000 #define SPI_SHADER_PGM_RSRC3_ES__LOCK_LOW_THRESHOLD__SHIFT 0x16 #define SPI_SHADER_PGM_RSRC3_ES__GROUP_FIFO_DEPTH_MASK 0xfc000000 #define SPI_SHADER_PGM_RSRC3_ES__GROUP_FIFO_DEPTH__SHIFT 0x1a #define SPI_SHADER_USER_DATA_ES_0__DATA_MASK 0xffffffff #define SPI_SHADER_USER_DATA_ES_0__DATA__SHIFT 0x0 #define SPI_SHADER_USER_DATA_ES_1__DATA_MASK 0xffffffff #define SPI_SHADER_USER_DATA_ES_1__DATA__SHIFT 0x0 #define SPI_SHADER_USER_DATA_ES_2__DATA_MASK 0xffffffff #define SPI_SHADER_USER_DATA_ES_2__DATA__SHIFT 0x0 #define SPI_SHADER_USER_DATA_ES_3__DATA_MASK 0xffffffff #define SPI_SHADER_USER_DATA_ES_3__DATA__SHIFT 0x0 #define SPI_SHADER_USER_DATA_ES_4__DATA_MASK 0xffffffff #define SPI_SHADER_USER_DATA_ES_4__DATA__SHIFT 0x0 #define SPI_SHADER_USER_DATA_ES_5__DATA_MASK 0xffffffff #define SPI_SHADER_USER_DATA_ES_5__DATA__SHIFT 0x0 #define SPI_SHADER_USER_DATA_ES_6__DATA_MASK 0xffffffff #define SPI_SHADER_USER_DATA_ES_6__DATA__SHIFT 0x0 #define SPI_SHADER_USER_DATA_ES_7__DATA_MASK 0xffffffff #define SPI_SHADER_USER_DATA_ES_7__DATA__SHIFT 0x0 #define SPI_SHADER_USER_DATA_ES_8__DATA_MASK 0xffffffff #define SPI_SHADER_USER_DATA_ES_8__DATA__SHIFT 0x0 #define SPI_SHADER_USER_DATA_ES_9__DATA_MASK 0xffffffff #define SPI_SHADER_USER_DATA_ES_9__DATA__SHIFT 0x0 #define SPI_SHADER_USER_DATA_ES_10__DATA_MASK 0xffffffff #define SPI_SHADER_USER_DATA_ES_10__DATA__SHIFT 0x0 #define SPI_SHADER_USER_DATA_ES_11__DATA_MASK 0xffffffff #define SPI_SHADER_USER_DATA_ES_11__DATA__SHIFT 0x0 #define SPI_SHADER_USER_DATA_ES_12__DATA_MASK 0xffffffff #define SPI_SHADER_USER_DATA_ES_12__DATA__SHIFT 0x0 #define SPI_SHADER_USER_DATA_ES_13__DATA_MASK 0xffffffff #define SPI_SHADER_USER_DATA_ES_13__DATA__SHIFT 0x0 #define SPI_SHADER_USER_DATA_ES_14__DATA_MASK 0xffffffff #define SPI_SHADER_USER_DATA_ES_14__DATA__SHIFT 0x0 #define SPI_SHADER_USER_DATA_ES_15__DATA_MASK 0xffffffff #define SPI_SHADER_USER_DATA_ES_15__DATA__SHIFT 0x0 #define SPI_SHADER_PGM_RSRC2_LS_ES__SCRATCH_EN_MASK 0x1 #define SPI_SHADER_PGM_RSRC2_LS_ES__SCRATCH_EN__SHIFT 0x0 #define SPI_SHADER_PGM_RSRC2_LS_ES__USER_SGPR_MASK 0x3e #define SPI_SHADER_PGM_RSRC2_LS_ES__USER_SGPR__SHIFT 0x1 #define SPI_SHADER_PGM_RSRC2_LS_ES__TRAP_PRESENT_MASK 0x40 #define SPI_SHADER_PGM_RSRC2_LS_ES__TRAP_PRESENT__SHIFT 0x6 #define SPI_SHADER_PGM_RSRC2_LS_ES__LDS_SIZE_MASK 0xff80 #define SPI_SHADER_PGM_RSRC2_LS_ES__LDS_SIZE__SHIFT 0x7 #define SPI_SHADER_PGM_RSRC2_LS_ES__EXCP_EN_MASK 0x1ff0000 #define SPI_SHADER_PGM_RSRC2_LS_ES__EXCP_EN__SHIFT 0x10 #define SPI_SHADER_TBA_LO_HS__MEM_BASE_MASK 0xffffffff #define SPI_SHADER_TBA_LO_HS__MEM_BASE__SHIFT 0x0 #define SPI_SHADER_TBA_HI_HS__MEM_BASE_MASK 0xff #define SPI_SHADER_TBA_HI_HS__MEM_BASE__SHIFT 0x0 #define SPI_SHADER_TMA_LO_HS__MEM_BASE_MASK 0xffffffff #define SPI_SHADER_TMA_LO_HS__MEM_BASE__SHIFT 0x0 #define SPI_SHADER_TMA_HI_HS__MEM_BASE_MASK 0xff #define SPI_SHADER_TMA_HI_HS__MEM_BASE__SHIFT 0x0 #define SPI_SHADER_PGM_LO_HS__MEM_BASE_MASK 0xffffffff #define SPI_SHADER_PGM_LO_HS__MEM_BASE__SHIFT 0x0 #define SPI_SHADER_PGM_HI_HS__MEM_BASE_MASK 0xff #define SPI_SHADER_PGM_HI_HS__MEM_BASE__SHIFT 0x0 #define SPI_SHADER_PGM_RSRC1_HS__VGPRS_MASK 0x3f #define SPI_SHADER_PGM_RSRC1_HS__VGPRS__SHIFT 0x0 #define SPI_SHADER_PGM_RSRC1_HS__SGPRS_MASK 0x3c0 #define SPI_SHADER_PGM_RSRC1_HS__SGPRS__SHIFT 0x6 #define SPI_SHADER_PGM_RSRC1_HS__PRIORITY_MASK 0xc00 #define SPI_SHADER_PGM_RSRC1_HS__PRIORITY__SHIFT 0xa #define SPI_SHADER_PGM_RSRC1_HS__FLOAT_MODE_MASK 0xff000 #define SPI_SHADER_PGM_RSRC1_HS__FLOAT_MODE__SHIFT 0xc #define SPI_SHADER_PGM_RSRC1_HS__PRIV_MASK 0x100000 #define SPI_SHADER_PGM_RSRC1_HS__PRIV__SHIFT 0x14 #define SPI_SHADER_PGM_RSRC1_HS__DX10_CLAMP_MASK 0x200000 #define SPI_SHADER_PGM_RSRC1_HS__DX10_CLAMP__SHIFT 0x15 #define SPI_SHADER_PGM_RSRC1_HS__DEBUG_MODE_MASK 0x400000 #define SPI_SHADER_PGM_RSRC1_HS__DEBUG_MODE__SHIFT 0x16 #define SPI_SHADER_PGM_RSRC1_HS__IEEE_MODE_MASK 0x800000 #define SPI_SHADER_PGM_RSRC1_HS__IEEE_MODE__SHIFT 0x17 #define SPI_SHADER_PGM_RSRC1_HS__CACHE_CTL_MASK 0x7000000 #define SPI_SHADER_PGM_RSRC1_HS__CACHE_CTL__SHIFT 0x18 #define SPI_SHADER_PGM_RSRC1_HS__CDBG_USER_MASK 0x8000000 #define SPI_SHADER_PGM_RSRC1_HS__CDBG_USER__SHIFT 0x1b #define SPI_SHADER_PGM_RSRC2_HS__SCRATCH_EN_MASK 0x1 #define SPI_SHADER_PGM_RSRC2_HS__SCRATCH_EN__SHIFT 0x0 #define SPI_SHADER_PGM_RSRC2_HS__USER_SGPR_MASK 0x3e #define SPI_SHADER_PGM_RSRC2_HS__USER_SGPR__SHIFT 0x1 #define SPI_SHADER_PGM_RSRC2_HS__TRAP_PRESENT_MASK 0x40 #define SPI_SHADER_PGM_RSRC2_HS__TRAP_PRESENT__SHIFT 0x6 #define SPI_SHADER_PGM_RSRC2_HS__OC_LDS_EN_MASK 0x80 #define SPI_SHADER_PGM_RSRC2_HS__OC_LDS_EN__SHIFT 0x7 #define SPI_SHADER_PGM_RSRC2_HS__TG_SIZE_EN_MASK 0x100 #define SPI_SHADER_PGM_RSRC2_HS__TG_SIZE_EN__SHIFT 0x8 #define SPI_SHADER_PGM_RSRC2_HS__EXCP_EN_MASK 0x3fe00 #define SPI_SHADER_PGM_RSRC2_HS__EXCP_EN__SHIFT 0x9 #define SPI_SHADER_PGM_RSRC3_HS__WAVE_LIMIT_MASK 0x3f #define SPI_SHADER_PGM_RSRC3_HS__WAVE_LIMIT__SHIFT 0x0 #define SPI_SHADER_PGM_RSRC3_HS__LOCK_LOW_THRESHOLD_MASK 0x3c0 #define SPI_SHADER_PGM_RSRC3_HS__LOCK_LOW_THRESHOLD__SHIFT 0x6 #define SPI_SHADER_PGM_RSRC3_HS__GROUP_FIFO_DEPTH_MASK 0xfc00 #define SPI_SHADER_PGM_RSRC3_HS__GROUP_FIFO_DEPTH__SHIFT 0xa #define SPI_SHADER_USER_DATA_HS_0__DATA_MASK 0xffffffff #define SPI_SHADER_USER_DATA_HS_0__DATA__SHIFT 0x0 #define SPI_SHADER_USER_DATA_HS_1__DATA_MASK 0xffffffff #define SPI_SHADER_USER_DATA_HS_1__DATA__SHIFT 0x0 #define SPI_SHADER_USER_DATA_HS_2__DATA_MASK 0xffffffff #define SPI_SHADER_USER_DATA_HS_2__DATA__SHIFT 0x0 #define SPI_SHADER_USER_DATA_HS_3__DATA_MASK 0xffffffff #define SPI_SHADER_USER_DATA_HS_3__DATA__SHIFT 0x0 #define SPI_SHADER_USER_DATA_HS_4__DATA_MASK 0xffffffff #define SPI_SHADER_USER_DATA_HS_4__DATA__SHIFT 0x0 #define SPI_SHADER_USER_DATA_HS_5__DATA_MASK 0xffffffff #define SPI_SHADER_USER_DATA_HS_5__DATA__SHIFT 0x0 #define SPI_SHADER_USER_DATA_HS_6__DATA_MASK 0xffffffff #define SPI_SHADER_USER_DATA_HS_6__DATA__SHIFT 0x0 #define SPI_SHADER_USER_DATA_HS_7__DATA_MASK 0xffffffff #define SPI_SHADER_USER_DATA_HS_7__DATA__SHIFT 0x0 #define SPI_SHADER_USER_DATA_HS_8__DATA_MASK 0xffffffff #define SPI_SHADER_USER_DATA_HS_8__DATA__SHIFT 0x0 #define SPI_SHADER_USER_DATA_HS_9__DATA_MASK 0xffffffff #define SPI_SHADER_USER_DATA_HS_9__DATA__SHIFT 0x0 #define SPI_SHADER_USER_DATA_HS_10__DATA_MASK 0xffffffff #define SPI_SHADER_USER_DATA_HS_10__DATA__SHIFT 0x0 #define SPI_SHADER_USER_DATA_HS_11__DATA_MASK 0xffffffff #define SPI_SHADER_USER_DATA_HS_11__DATA__SHIFT 0x0 #define SPI_SHADER_USER_DATA_HS_12__DATA_MASK 0xffffffff #define SPI_SHADER_USER_DATA_HS_12__DATA__SHIFT 0x0 #define SPI_SHADER_USER_DATA_HS_13__DATA_MASK 0xffffffff #define SPI_SHADER_USER_DATA_HS_13__DATA__SHIFT 0x0 #define SPI_SHADER_USER_DATA_HS_14__DATA_MASK 0xffffffff #define SPI_SHADER_USER_DATA_HS_14__DATA__SHIFT 0x0 #define SPI_SHADER_USER_DATA_HS_15__DATA_MASK 0xffffffff #define SPI_SHADER_USER_DATA_HS_15__DATA__SHIFT 0x0 #define SPI_SHADER_PGM_RSRC2_LS_HS__SCRATCH_EN_MASK 0x1 #define SPI_SHADER_PGM_RSRC2_LS_HS__SCRATCH_EN__SHIFT 0x0 #define SPI_SHADER_PGM_RSRC2_LS_HS__USER_SGPR_MASK 0x3e #define SPI_SHADER_PGM_RSRC2_LS_HS__USER_SGPR__SHIFT 0x1 #define SPI_SHADER_PGM_RSRC2_LS_HS__TRAP_PRESENT_MASK 0x40 #define SPI_SHADER_PGM_RSRC2_LS_HS__TRAP_PRESENT__SHIFT 0x6 #define SPI_SHADER_PGM_RSRC2_LS_HS__LDS_SIZE_MASK 0xff80 #define SPI_SHADER_PGM_RSRC2_LS_HS__LDS_SIZE__SHIFT 0x7 #define SPI_SHADER_PGM_RSRC2_LS_HS__EXCP_EN_MASK 0x1ff0000 #define SPI_SHADER_PGM_RSRC2_LS_HS__EXCP_EN__SHIFT 0x10 #define SPI_SHADER_TBA_LO_LS__MEM_BASE_MASK 0xffffffff #define SPI_SHADER_TBA_LO_LS__MEM_BASE__SHIFT 0x0 #define SPI_SHADER_TBA_HI_LS__MEM_BASE_MASK 0xff #define SPI_SHADER_TBA_HI_LS__MEM_BASE__SHIFT 0x0 #define SPI_SHADER_TMA_LO_LS__MEM_BASE_MASK 0xffffffff #define SPI_SHADER_TMA_LO_LS__MEM_BASE__SHIFT 0x0 #define SPI_SHADER_TMA_HI_LS__MEM_BASE_MASK 0xff #define SPI_SHADER_TMA_HI_LS__MEM_BASE__SHIFT 0x0 #define SPI_SHADER_PGM_LO_LS__MEM_BASE_MASK 0xffffffff #define SPI_SHADER_PGM_LO_LS__MEM_BASE__SHIFT 0x0 #define SPI_SHADER_PGM_HI_LS__MEM_BASE_MASK 0xff #define SPI_SHADER_PGM_HI_LS__MEM_BASE__SHIFT 0x0 #define SPI_SHADER_PGM_RSRC1_LS__VGPRS_MASK 0x3f #define SPI_SHADER_PGM_RSRC1_LS__VGPRS__SHIFT 0x0 #define SPI_SHADER_PGM_RSRC1_LS__SGPRS_MASK 0x3c0 #define SPI_SHADER_PGM_RSRC1_LS__SGPRS__SHIFT 0x6 #define SPI_SHADER_PGM_RSRC1_LS__PRIORITY_MASK 0xc00 #define SPI_SHADER_PGM_RSRC1_LS__PRIORITY__SHIFT 0xa #define SPI_SHADER_PGM_RSRC1_LS__FLOAT_MODE_MASK 0xff000 #define SPI_SHADER_PGM_RSRC1_LS__FLOAT_MODE__SHIFT 0xc #define SPI_SHADER_PGM_RSRC1_LS__PRIV_MASK 0x100000 #define SPI_SHADER_PGM_RSRC1_LS__PRIV__SHIFT 0x14 #define SPI_SHADER_PGM_RSRC1_LS__DX10_CLAMP_MASK 0x200000 #define SPI_SHADER_PGM_RSRC1_LS__DX10_CLAMP__SHIFT 0x15 #define SPI_SHADER_PGM_RSRC1_LS__DEBUG_MODE_MASK 0x400000 #define SPI_SHADER_PGM_RSRC1_LS__DEBUG_MODE__SHIFT 0x16 #define SPI_SHADER_PGM_RSRC1_LS__IEEE_MODE_MASK 0x800000 #define SPI_SHADER_PGM_RSRC1_LS__IEEE_MODE__SHIFT 0x17 #define SPI_SHADER_PGM_RSRC1_LS__VGPR_COMP_CNT_MASK 0x3000000 #define SPI_SHADER_PGM_RSRC1_LS__VGPR_COMP_CNT__SHIFT 0x18 #define SPI_SHADER_PGM_RSRC1_LS__CACHE_CTL_MASK 0x1c000000 #define SPI_SHADER_PGM_RSRC1_LS__CACHE_CTL__SHIFT 0x1a #define SPI_SHADER_PGM_RSRC1_LS__CDBG_USER_MASK 0x20000000 #define SPI_SHADER_PGM_RSRC1_LS__CDBG_USER__SHIFT 0x1d #define SPI_SHADER_PGM_RSRC2_LS__SCRATCH_EN_MASK 0x1 #define SPI_SHADER_PGM_RSRC2_LS__SCRATCH_EN__SHIFT 0x0 #define SPI_SHADER_PGM_RSRC2_LS__USER_SGPR_MASK 0x3e #define SPI_SHADER_PGM_RSRC2_LS__USER_SGPR__SHIFT 0x1 #define SPI_SHADER_PGM_RSRC2_LS__TRAP_PRESENT_MASK 0x40 #define SPI_SHADER_PGM_RSRC2_LS__TRAP_PRESENT__SHIFT 0x6 #define SPI_SHADER_PGM_RSRC2_LS__LDS_SIZE_MASK 0xff80 #define SPI_SHADER_PGM_RSRC2_LS__LDS_SIZE__SHIFT 0x7 #define SPI_SHADER_PGM_RSRC2_LS__EXCP_EN_MASK 0x1ff0000 #define SPI_SHADER_PGM_RSRC2_LS__EXCP_EN__SHIFT 0x10 #define SPI_SHADER_PGM_RSRC3_LS__CU_EN_MASK 0xffff #define SPI_SHADER_PGM_RSRC3_LS__CU_EN__SHIFT 0x0 #define SPI_SHADER_PGM_RSRC3_LS__WAVE_LIMIT_MASK 0x3f0000 #define SPI_SHADER_PGM_RSRC3_LS__WAVE_LIMIT__SHIFT 0x10 #define SPI_SHADER_PGM_RSRC3_LS__LOCK_LOW_THRESHOLD_MASK 0x3c00000 #define SPI_SHADER_PGM_RSRC3_LS__LOCK_LOW_THRESHOLD__SHIFT 0x16 #define SPI_SHADER_PGM_RSRC3_LS__GROUP_FIFO_DEPTH_MASK 0xfc000000 #define SPI_SHADER_PGM_RSRC3_LS__GROUP_FIFO_DEPTH__SHIFT 0x1a #define SPI_SHADER_USER_DATA_LS_0__DATA_MASK 0xffffffff #define SPI_SHADER_USER_DATA_LS_0__DATA__SHIFT 0x0 #define SPI_SHADER_USER_DATA_LS_1__DATA_MASK 0xffffffff #define SPI_SHADER_USER_DATA_LS_1__DATA__SHIFT 0x0 #define SPI_SHADER_USER_DATA_LS_2__DATA_MASK 0xffffffff #define SPI_SHADER_USER_DATA_LS_2__DATA__SHIFT 0x0 #define SPI_SHADER_USER_DATA_LS_3__DATA_MASK 0xffffffff #define SPI_SHADER_USER_DATA_LS_3__DATA__SHIFT 0x0 #define SPI_SHADER_USER_DATA_LS_4__DATA_MASK 0xffffffff #define SPI_SHADER_USER_DATA_LS_4__DATA__SHIFT 0x0 #define SPI_SHADER_USER_DATA_LS_5__DATA_MASK 0xffffffff #define SPI_SHADER_USER_DATA_LS_5__DATA__SHIFT 0x0 #define SPI_SHADER_USER_DATA_LS_6__DATA_MASK 0xffffffff #define SPI_SHADER_USER_DATA_LS_6__DATA__SHIFT 0x0 #define SPI_SHADER_USER_DATA_LS_7__DATA_MASK 0xffffffff #define SPI_SHADER_USER_DATA_LS_7__DATA__SHIFT 0x0 #define SPI_SHADER_USER_DATA_LS_8__DATA_MASK 0xffffffff #define SPI_SHADER_USER_DATA_LS_8__DATA__SHIFT 0x0 #define SPI_SHADER_USER_DATA_LS_9__DATA_MASK 0xffffffff #define SPI_SHADER_USER_DATA_LS_9__DATA__SHIFT 0x0 #define SPI_SHADER_USER_DATA_LS_10__DATA_MASK 0xffffffff #define SPI_SHADER_USER_DATA_LS_10__DATA__SHIFT 0x0 #define SPI_SHADER_USER_DATA_LS_11__DATA_MASK 0xffffffff #define SPI_SHADER_USER_DATA_LS_11__DATA__SHIFT 0x0 #define SPI_SHADER_USER_DATA_LS_12__DATA_MASK 0xffffffff #define SPI_SHADER_USER_DATA_LS_12__DATA__SHIFT 0x0 #define SPI_SHADER_USER_DATA_LS_13__DATA_MASK 0xffffffff #define SPI_SHADER_USER_DATA_LS_13__DATA__SHIFT 0x0 #define SPI_SHADER_USER_DATA_LS_14__DATA_MASK 0xffffffff #define SPI_SHADER_USER_DATA_LS_14__DATA__SHIFT 0x0 #define SPI_SHADER_USER_DATA_LS_15__DATA_MASK 0xffffffff #define SPI_SHADER_USER_DATA_LS_15__DATA__SHIFT 0x0 #define SQ_CONFIG__UNUSED_MASK 0xff #define SQ_CONFIG__UNUSED__SHIFT 0x0 #define SQ_CONFIG__DEBUG_EN_MASK 0x100 #define SQ_CONFIG__DEBUG_EN__SHIFT 0x8 #define SQ_CONFIG__DEBUG_SINGLE_MEMOP_MASK 0x200 #define SQ_CONFIG__DEBUG_SINGLE_MEMOP__SHIFT 0x9 #define SQ_CONFIG__DEBUG_ONE_INST_CLAUSE_MASK 0x400 #define SQ_CONFIG__DEBUG_ONE_INST_CLAUSE__SHIFT 0xa #define SQ_CONFIG__EARLY_TA_DONE_DISABLE_MASK 0x1000 #define SQ_CONFIG__EARLY_TA_DONE_DISABLE__SHIFT 0xc #define SQ_CONFIG__DUA_FLAT_LOCK_ENABLE_MASK 0x2000 #define SQ_CONFIG__DUA_FLAT_LOCK_ENABLE__SHIFT 0xd #define SQ_CONFIG__DUA_LDS_BYPASS_DISABLE_MASK 0x4000 #define SQ_CONFIG__DUA_LDS_BYPASS_DISABLE__SHIFT 0xe #define SQ_CONFIG__DUA_FLAT_LDS_PINGPONG_DISABLE_MASK 0x8000 #define SQ_CONFIG__DUA_FLAT_LDS_PINGPONG_DISABLE__SHIFT 0xf #define SQ_CONFIG__DISABLE_VMEM_SOFT_CLAUSE_MASK 0x10000 #define SQ_CONFIG__DISABLE_VMEM_SOFT_CLAUSE__SHIFT 0x10 #define SQ_CONFIG__DISABLE_SMEM_SOFT_CLAUSE_MASK 0x20000 #define SQ_CONFIG__DISABLE_SMEM_SOFT_CLAUSE__SHIFT 0x11 #define SQ_CONFIG__ENABLE_HIPRIO_ON_EXP_RDY_VS_MASK 0x40000 #define SQ_CONFIG__ENABLE_HIPRIO_ON_EXP_RDY_VS__SHIFT 0x12 #define SQ_CONFIG__PRIO_VAL_ON_EXP_RDY_VS_MASK 0x180000 #define SQ_CONFIG__PRIO_VAL_ON_EXP_RDY_VS__SHIFT 0x13 #define SQ_CONFIG__REPLAY_SLEEP_CNT_MASK 0x1e00000 #define SQ_CONFIG__REPLAY_SLEEP_CNT__SHIFT 0x15 #define SQC_CONFIG__INST_CACHE_SIZE_MASK 0x3 #define SQC_CONFIG__INST_CACHE_SIZE__SHIFT 0x0 #define SQC_CONFIG__DATA_CACHE_SIZE_MASK 0xc #define SQC_CONFIG__DATA_CACHE_SIZE__SHIFT 0x2 #define SQC_CONFIG__MISS_FIFO_DEPTH_MASK 0x30 #define SQC_CONFIG__MISS_FIFO_DEPTH__SHIFT 0x4 #define SQC_CONFIG__HIT_FIFO_DEPTH_MASK 0x40 #define SQC_CONFIG__HIT_FIFO_DEPTH__SHIFT 0x6 #define SQC_CONFIG__FORCE_ALWAYS_MISS_MASK 0x80 #define SQC_CONFIG__FORCE_ALWAYS_MISS__SHIFT 0x7 #define SQC_CONFIG__FORCE_IN_ORDER_MASK 0x100 #define SQC_CONFIG__FORCE_IN_ORDER__SHIFT 0x8 #define SQC_CONFIG__IDENTITY_HASH_BANK_MASK 0x200 #define SQC_CONFIG__IDENTITY_HASH_BANK__SHIFT 0x9 #define SQC_CONFIG__IDENTITY_HASH_SET_MASK 0x400 #define SQC_CONFIG__IDENTITY_HASH_SET__SHIFT 0xa #define SQC_CONFIG__PER_VMID_INV_DISABLE_MASK 0x800 #define SQC_CONFIG__PER_VMID_INV_DISABLE__SHIFT 0xb #define SQC_CONFIG__EVICT_LRU_MASK 0x3000 #define SQC_CONFIG__EVICT_LRU__SHIFT 0xc #define SQC_CONFIG__FORCE_2_BANK_MASK 0x4000 #define SQC_CONFIG__FORCE_2_BANK__SHIFT 0xe #define SQC_CONFIG__FORCE_1_BANK_MASK 0x8000 #define SQC_CONFIG__FORCE_1_BANK__SHIFT 0xf #define SQC_CONFIG__LS_DISABLE_CLOCKS_MASK 0xff0000 #define SQC_CONFIG__LS_DISABLE_CLOCKS__SHIFT 0x10 #define SQC_CACHES__TARGET_INST_MASK 0x1 #define SQC_CACHES__TARGET_INST__SHIFT 0x0 #define SQC_CACHES__TARGET_DATA_MASK 0x2 #define SQC_CACHES__TARGET_DATA__SHIFT 0x1 #define SQC_CACHES__INVALIDATE_MASK 0x4 #define SQC_CACHES__INVALIDATE__SHIFT 0x2 #define SQC_CACHES__WRITEBACK_MASK 0x8 #define SQC_CACHES__WRITEBACK__SHIFT 0x3 #define SQC_CACHES__VOL_MASK 0x10 #define SQC_CACHES__VOL__SHIFT 0x4 #define SQC_CACHES__COMPLETE_MASK 0x10000 #define SQC_CACHES__COMPLETE__SHIFT 0x10 #define SQC_WRITEBACK__DWB_MASK 0x1 #define SQC_WRITEBACK__DWB__SHIFT 0x0 #define SQC_WRITEBACK__DIRTY_MASK 0x2 #define SQC_WRITEBACK__DIRTY__SHIFT 0x1 #define SQC_DSM_CNTL__SEL_DATA_ICACHE_BANKA_MASK 0x3 #define SQC_DSM_CNTL__SEL_DATA_ICACHE_BANKA__SHIFT 0x0 #define SQC_DSM_CNTL__EN_SINGLE_WR_ICACHE_BANKA_MASK 0x4 #define SQC_DSM_CNTL__EN_SINGLE_WR_ICACHE_BANKA__SHIFT 0x2 #define SQC_DSM_CNTL__SEL_DATA_ICACHE_BANKB_MASK 0x18 #define SQC_DSM_CNTL__SEL_DATA_ICACHE_BANKB__SHIFT 0x3 #define SQC_DSM_CNTL__EN_SINGLE_WR_ICACHE_BANKB_MASK 0x20 #define SQC_DSM_CNTL__EN_SINGLE_WR_ICACHE_BANKB__SHIFT 0x5 #define SQC_DSM_CNTL__SEL_DATA_ICACHE_BANKC_MASK 0xc0 #define SQC_DSM_CNTL__SEL_DATA_ICACHE_BANKC__SHIFT 0x6 #define SQC_DSM_CNTL__EN_SINGLE_WR_ICACHE_BANKC_MASK 0x100 #define SQC_DSM_CNTL__EN_SINGLE_WR_ICACHE_BANKC__SHIFT 0x8 #define SQC_DSM_CNTL__SEL_DATA_ICACHE_BANKD_MASK 0x600 #define SQC_DSM_CNTL__SEL_DATA_ICACHE_BANKD__SHIFT 0x9 #define SQC_DSM_CNTL__EN_SINGLE_WR_ICACHE_BANKD_MASK 0x800 #define SQC_DSM_CNTL__EN_SINGLE_WR_ICACHE_BANKD__SHIFT 0xb #define SQC_DSM_CNTL__SEL_DATA_ICACHE_GATCL1_MASK 0x3000 #define SQC_DSM_CNTL__SEL_DATA_ICACHE_GATCL1__SHIFT 0xc #define SQC_DSM_CNTL__EN_SINGLE_WR_ICACHE_GATCL1_MASK 0x4000 #define SQC_DSM_CNTL__EN_SINGLE_WR_ICACHE_GATCL1__SHIFT 0xe #define SQC_DSM_CNTL__SEL_DATA_DCACHE_BANKA_MASK 0x18000 #define SQC_DSM_CNTL__SEL_DATA_DCACHE_BANKA__SHIFT 0xf #define SQC_DSM_CNTL__EN_SINGLE_WR_DCACHE_BANKA_MASK 0x20000 #define SQC_DSM_CNTL__EN_SINGLE_WR_DCACHE_BANKA__SHIFT 0x11 #define SQC_DSM_CNTL__SEL_DATA_DCACHE_BANKB_MASK 0xc0000 #define SQC_DSM_CNTL__SEL_DATA_DCACHE_BANKB__SHIFT 0x12 #define SQC_DSM_CNTL__EN_SINGLE_WR_DCACHE_BANKB_MASK 0x100000 #define SQC_DSM_CNTL__EN_SINGLE_WR_DCACHE_BANKB__SHIFT 0x14 #define SQC_DSM_CNTL__SEL_DATA_DCACHE_BANKC_MASK 0x600000 #define SQC_DSM_CNTL__SEL_DATA_DCACHE_BANKC__SHIFT 0x15 #define SQC_DSM_CNTL__EN_SINGLE_WR_DCACHE_BANKC_MASK 0x800000 #define SQC_DSM_CNTL__EN_SINGLE_WR_DCACHE_BANKC__SHIFT 0x17 #define SQC_DSM_CNTL__SEL_DATA_DCACHE_BANKD_MASK 0x3000000 #define SQC_DSM_CNTL__SEL_DATA_DCACHE_BANKD__SHIFT 0x18 #define SQC_DSM_CNTL__EN_SINGLE_WR_DCACHE_BANKD_MASK 0x4000000 #define SQC_DSM_CNTL__EN_SINGLE_WR_DCACHE_BANKD__SHIFT 0x1a #define SQC_DSM_CNTL__SEL_DATA_DCACHE_GATCL1_MASK 0x18000000 #define SQC_DSM_CNTL__SEL_DATA_DCACHE_GATCL1__SHIFT 0x1b #define SQC_DSM_CNTL__EN_SINGLE_WR_DCACHE_GATCL1_MASK 0x20000000 #define SQC_DSM_CNTL__EN_SINGLE_WR_DCACHE_GATCL1__SHIFT 0x1d #define SQ_RANDOM_WAVE_PRI__RET_MASK 0x7f #define SQ_RANDOM_WAVE_PRI__RET__SHIFT 0x0 #define SQ_RANDOM_WAVE_PRI__RUI_MASK 0x380 #define SQ_RANDOM_WAVE_PRI__RUI__SHIFT 0x7 #define SQ_RANDOM_WAVE_PRI__RNG_MASK 0x1ffc00 #define SQ_RANDOM_WAVE_PRI__RNG__SHIFT 0xa #define SQ_REG_CREDITS__SRBM_CREDITS_MASK 0x3f #define SQ_REG_CREDITS__SRBM_CREDITS__SHIFT 0x0 #define SQ_REG_CREDITS__CMD_CREDITS_MASK 0xf00 #define SQ_REG_CREDITS__CMD_CREDITS__SHIFT 0x8 #define SQ_REG_CREDITS__REG_BUSY_MASK 0x10000000 #define SQ_REG_CREDITS__REG_BUSY__SHIFT 0x1c #define SQ_REG_CREDITS__SRBM_OVERFLOW_MASK 0x20000000 #define SQ_REG_CREDITS__SRBM_OVERFLOW__SHIFT 0x1d #define SQ_REG_CREDITS__IMMED_OVERFLOW_MASK 0x40000000 #define SQ_REG_CREDITS__IMMED_OVERFLOW__SHIFT 0x1e #define SQ_REG_CREDITS__CMD_OVERFLOW_MASK 0x80000000 #define SQ_REG_CREDITS__CMD_OVERFLOW__SHIFT 0x1f #define SQ_FIFO_SIZES__INTERRUPT_FIFO_SIZE_MASK 0xf #define SQ_FIFO_SIZES__INTERRUPT_FIFO_SIZE__SHIFT 0x0 #define SQ_FIFO_SIZES__TTRACE_FIFO_SIZE_MASK 0xf00 #define SQ_FIFO_SIZES__TTRACE_FIFO_SIZE__SHIFT 0x8 #define SQ_FIFO_SIZES__EXPORT_BUF_SIZE_MASK 0x30000 #define SQ_FIFO_SIZES__EXPORT_BUF_SIZE__SHIFT 0x10 #define SQ_FIFO_SIZES__VMEM_DATA_FIFO_SIZE_MASK 0xc0000 #define SQ_FIFO_SIZES__VMEM_DATA_FIFO_SIZE__SHIFT 0x12 #define SQ_DSM_CNTL__WAVEFRONT_STALL_0_MASK 0x1 #define SQ_DSM_CNTL__WAVEFRONT_STALL_0__SHIFT 0x0 #define SQ_DSM_CNTL__WAVEFRONT_STALL_1_MASK 0x2 #define SQ_DSM_CNTL__WAVEFRONT_STALL_1__SHIFT 0x1 #define SQ_DSM_CNTL__SPI_BACKPRESSURE_0_MASK 0x4 #define SQ_DSM_CNTL__SPI_BACKPRESSURE_0__SHIFT 0x2 #define SQ_DSM_CNTL__SPI_BACKPRESSURE_1_MASK 0x8 #define SQ_DSM_CNTL__SPI_BACKPRESSURE_1__SHIFT 0x3 #define SQ_DSM_CNTL__SEL_DSM_SGPR_IRRITATOR_DATA0_MASK 0x100 #define SQ_DSM_CNTL__SEL_DSM_SGPR_IRRITATOR_DATA0__SHIFT 0x8 #define SQ_DSM_CNTL__SEL_DSM_SGPR_IRRITATOR_DATA1_MASK 0x200 #define SQ_DSM_CNTL__SEL_DSM_SGPR_IRRITATOR_DATA1__SHIFT 0x9 #define SQ_DSM_CNTL__SGPR_ENABLE_SINGLE_WRITE_MASK 0x400 #define SQ_DSM_CNTL__SGPR_ENABLE_SINGLE_WRITE__SHIFT 0xa #define SQ_DSM_CNTL__SEL_DSM_LDS_IRRITATOR_DATA0_MASK 0x10000 #define SQ_DSM_CNTL__SEL_DSM_LDS_IRRITATOR_DATA0__SHIFT 0x10 #define SQ_DSM_CNTL__SEL_DSM_LDS_IRRITATOR_DATA1_MASK 0x20000 #define SQ_DSM_CNTL__SEL_DSM_LDS_IRRITATOR_DATA1__SHIFT 0x11 #define SQ_DSM_CNTL__LDS_ENABLE_SINGLE_WRITE01_MASK 0x40000 #define SQ_DSM_CNTL__LDS_ENABLE_SINGLE_WRITE01__SHIFT 0x12 #define SQ_DSM_CNTL__SEL_DSM_LDS_IRRITATOR_DATA2_MASK 0x80000 #define SQ_DSM_CNTL__SEL_DSM_LDS_IRRITATOR_DATA2__SHIFT 0x13 #define SQ_DSM_CNTL__SEL_DSM_LDS_IRRITATOR_DATA3_MASK 0x100000 #define SQ_DSM_CNTL__SEL_DSM_LDS_IRRITATOR_DATA3__SHIFT 0x14 #define SQ_DSM_CNTL__LDS_ENABLE_SINGLE_WRITE23_MASK 0x200000 #define SQ_DSM_CNTL__LDS_ENABLE_SINGLE_WRITE23__SHIFT 0x15 #define SQ_DSM_CNTL__SEL_DSM_SP_IRRITATOR_DATA0_MASK 0x1000000 #define SQ_DSM_CNTL__SEL_DSM_SP_IRRITATOR_DATA0__SHIFT 0x18 #define SQ_DSM_CNTL__SEL_DSM_SP_IRRITATOR_DATA1_MASK 0x2000000 #define SQ_DSM_CNTL__SEL_DSM_SP_IRRITATOR_DATA1__SHIFT 0x19 #define SQ_DSM_CNTL__SP_ENABLE_SINGLE_WRITE_MASK 0x4000000 #define SQ_DSM_CNTL__SP_ENABLE_SINGLE_WRITE__SHIFT 0x1a #define CC_GC_SHADER_RATE_CONFIG__DPFP_RATE_MASK 0x6 #define CC_GC_SHADER_RATE_CONFIG__DPFP_RATE__SHIFT 0x1 #define CC_GC_SHADER_RATE_CONFIG__SQC_BALANCE_DISABLE_MASK 0x8 #define CC_GC_SHADER_RATE_CONFIG__SQC_BALANCE_DISABLE__SHIFT 0x3 #define CC_GC_SHADER_RATE_CONFIG__HALF_LDS_MASK 0x10 #define CC_GC_SHADER_RATE_CONFIG__HALF_LDS__SHIFT 0x4 #define GC_USER_SHADER_RATE_CONFIG__DPFP_RATE_MASK 0x6 #define GC_USER_SHADER_RATE_CONFIG__DPFP_RATE__SHIFT 0x1 #define GC_USER_SHADER_RATE_CONFIG__SQC_BALANCE_DISABLE_MASK 0x8 #define GC_USER_SHADER_RATE_CONFIG__SQC_BALANCE_DISABLE__SHIFT 0x3 #define GC_USER_SHADER_RATE_CONFIG__HALF_LDS_MASK 0x10 #define GC_USER_SHADER_RATE_CONFIG__HALF_LDS__SHIFT 0x4 #define SQ_INTERRUPT_AUTO_MASK__MASK_MASK 0xffffff #define SQ_INTERRUPT_AUTO_MASK__MASK__SHIFT 0x0 #define SQ_INTERRUPT_MSG_CTRL__STALL_MASK 0x1 #define SQ_INTERRUPT_MSG_CTRL__STALL__SHIFT 0x0 #define SQ_PERFCOUNTER_CTRL__PS_EN_MASK 0x1 #define SQ_PERFCOUNTER_CTRL__PS_EN__SHIFT 0x0 #define SQ_PERFCOUNTER_CTRL__VS_EN_MASK 0x2 #define SQ_PERFCOUNTER_CTRL__VS_EN__SHIFT 0x1 #define SQ_PERFCOUNTER_CTRL__GS_EN_MASK 0x4 #define SQ_PERFCOUNTER_CTRL__GS_EN__SHIFT 0x2 #define SQ_PERFCOUNTER_CTRL__ES_EN_MASK 0x8 #define SQ_PERFCOUNTER_CTRL__ES_EN__SHIFT 0x3 #define SQ_PERFCOUNTER_CTRL__HS_EN_MASK 0x10 #define SQ_PERFCOUNTER_CTRL__HS_EN__SHIFT 0x4 #define SQ_PERFCOUNTER_CTRL__LS_EN_MASK 0x20 #define SQ_PERFCOUNTER_CTRL__LS_EN__SHIFT 0x5 #define SQ_PERFCOUNTER_CTRL__CS_EN_MASK 0x40 #define SQ_PERFCOUNTER_CTRL__CS_EN__SHIFT 0x6 #define SQ_PERFCOUNTER_CTRL__CNTR_RATE_MASK 0x1f00 #define SQ_PERFCOUNTER_CTRL__CNTR_RATE__SHIFT 0x8 #define SQ_PERFCOUNTER_CTRL__DISABLE_FLUSH_MASK 0x2000 #define SQ_PERFCOUNTER_CTRL__DISABLE_FLUSH__SHIFT 0xd #define SQ_PERFCOUNTER_MASK__SH0_MASK_MASK 0xffff #define SQ_PERFCOUNTER_MASK__SH0_MASK__SHIFT 0x0 #define SQ_PERFCOUNTER_MASK__SH1_MASK_MASK 0xffff0000 #define SQ_PERFCOUNTER_MASK__SH1_MASK__SHIFT 0x10 #define SQ_PERFCOUNTER_CTRL2__FORCE_EN_MASK 0x1 #define SQ_PERFCOUNTER_CTRL2__FORCE_EN__SHIFT 0x0 #define CC_SQC_BANK_DISABLE__SQC0_BANK_DISABLE_MASK 0xf0000 #define CC_SQC_BANK_DISABLE__SQC0_BANK_DISABLE__SHIFT 0x10 #define CC_SQC_BANK_DISABLE__SQC1_BANK_DISABLE_MASK 0xf00000 #define CC_SQC_BANK_DISABLE__SQC1_BANK_DISABLE__SHIFT 0x14 #define CC_SQC_BANK_DISABLE__SQC2_BANK_DISABLE_MASK 0xf000000 #define CC_SQC_BANK_DISABLE__SQC2_BANK_DISABLE__SHIFT 0x18 #define CC_SQC_BANK_DISABLE__SQC3_BANK_DISABLE_MASK 0xf0000000 #define CC_SQC_BANK_DISABLE__SQC3_BANK_DISABLE__SHIFT 0x1c #define USER_SQC_BANK_DISABLE__SQC0_BANK_DISABLE_MASK 0xf0000 #define USER_SQC_BANK_DISABLE__SQC0_BANK_DISABLE__SHIFT 0x10 #define USER_SQC_BANK_DISABLE__SQC1_BANK_DISABLE_MASK 0xf00000 #define USER_SQC_BANK_DISABLE__SQC1_BANK_DISABLE__SHIFT 0x14 #define USER_SQC_BANK_DISABLE__SQC2_BANK_DISABLE_MASK 0xf000000 #define USER_SQC_BANK_DISABLE__SQC2_BANK_DISABLE__SHIFT 0x18 #define USER_SQC_BANK_DISABLE__SQC3_BANK_DISABLE_MASK 0xf0000000 #define USER_SQC_BANK_DISABLE__SQC3_BANK_DISABLE__SHIFT 0x1c #define SQ_PERFCOUNTER0_LO__PERFCOUNTER_LO_MASK 0xffffffff #define SQ_PERFCOUNTER0_LO__PERFCOUNTER_LO__SHIFT 0x0 #define SQ_PERFCOUNTER1_LO__PERFCOUNTER_LO_MASK 0xffffffff #define SQ_PERFCOUNTER1_LO__PERFCOUNTER_LO__SHIFT 0x0 #define SQ_PERFCOUNTER2_LO__PERFCOUNTER_LO_MASK 0xffffffff #define SQ_PERFCOUNTER2_LO__PERFCOUNTER_LO__SHIFT 0x0 #define SQ_PERFCOUNTER3_LO__PERFCOUNTER_LO_MASK 0xffffffff #define SQ_PERFCOUNTER3_LO__PERFCOUNTER_LO__SHIFT 0x0 #define SQ_PERFCOUNTER4_LO__PERFCOUNTER_LO_MASK 0xffffffff #define SQ_PERFCOUNTER4_LO__PERFCOUNTER_LO__SHIFT 0x0 #define SQ_PERFCOUNTER5_LO__PERFCOUNTER_LO_MASK 0xffffffff #define SQ_PERFCOUNTER5_LO__PERFCOUNTER_LO__SHIFT 0x0 #define SQ_PERFCOUNTER6_LO__PERFCOUNTER_LO_MASK 0xffffffff #define SQ_PERFCOUNTER6_LO__PERFCOUNTER_LO__SHIFT 0x0 #define SQ_PERFCOUNTER7_LO__PERFCOUNTER_LO_MASK 0xffffffff #define SQ_PERFCOUNTER7_LO__PERFCOUNTER_LO__SHIFT 0x0 #define SQ_PERFCOUNTER8_LO__PERFCOUNTER_LO_MASK 0xffffffff #define SQ_PERFCOUNTER8_LO__PERFCOUNTER_LO__SHIFT 0x0 #define SQ_PERFCOUNTER9_LO__PERFCOUNTER_LO_MASK 0xffffffff #define SQ_PERFCOUNTER9_LO__PERFCOUNTER_LO__SHIFT 0x0 #define SQ_PERFCOUNTER10_LO__PERFCOUNTER_LO_MASK 0xffffffff #define SQ_PERFCOUNTER10_LO__PERFCOUNTER_LO__SHIFT 0x0 #define SQ_PERFCOUNTER11_LO__PERFCOUNTER_LO_MASK 0xffffffff #define SQ_PERFCOUNTER11_LO__PERFCOUNTER_LO__SHIFT 0x0 #define SQ_PERFCOUNTER12_LO__PERFCOUNTER_LO_MASK 0xffffffff #define SQ_PERFCOUNTER12_LO__PERFCOUNTER_LO__SHIFT 0x0 #define SQ_PERFCOUNTER13_LO__PERFCOUNTER_LO_MASK 0xffffffff #define SQ_PERFCOUNTER13_LO__PERFCOUNTER_LO__SHIFT 0x0 #define SQ_PERFCOUNTER14_LO__PERFCOUNTER_LO_MASK 0xffffffff #define SQ_PERFCOUNTER14_LO__PERFCOUNTER_LO__SHIFT 0x0 #define SQ_PERFCOUNTER15_LO__PERFCOUNTER_LO_MASK 0xffffffff #define SQ_PERFCOUNTER15_LO__PERFCOUNTER_LO__SHIFT 0x0 #define SQ_PERFCOUNTER0_HI__PERFCOUNTER_HI_MASK 0xffffffff #define SQ_PERFCOUNTER0_HI__PERFCOUNTER_HI__SHIFT 0x0 #define SQ_PERFCOUNTER1_HI__PERFCOUNTER_HI_MASK 0xffffffff #define SQ_PERFCOUNTER1_HI__PERFCOUNTER_HI__SHIFT 0x0 #define SQ_PERFCOUNTER2_HI__PERFCOUNTER_HI_MASK 0xffffffff #define SQ_PERFCOUNTER2_HI__PERFCOUNTER_HI__SHIFT 0x0 #define SQ_PERFCOUNTER3_HI__PERFCOUNTER_HI_MASK 0xffffffff #define SQ_PERFCOUNTER3_HI__PERFCOUNTER_HI__SHIFT 0x0 #define SQ_PERFCOUNTER4_HI__PERFCOUNTER_HI_MASK 0xffffffff #define SQ_PERFCOUNTER4_HI__PERFCOUNTER_HI__SHIFT 0x0 #define SQ_PERFCOUNTER5_HI__PERFCOUNTER_HI_MASK 0xffffffff #define SQ_PERFCOUNTER5_HI__PERFCOUNTER_HI__SHIFT 0x0 #define SQ_PERFCOUNTER6_HI__PERFCOUNTER_HI_MASK 0xffffffff #define SQ_PERFCOUNTER6_HI__PERFCOUNTER_HI__SHIFT 0x0 #define SQ_PERFCOUNTER7_HI__PERFCOUNTER_HI_MASK 0xffffffff #define SQ_PERFCOUNTER7_HI__PERFCOUNTER_HI__SHIFT 0x0 #define SQ_PERFCOUNTER8_HI__PERFCOUNTER_HI_MASK 0xffffffff #define SQ_PERFCOUNTER8_HI__PERFCOUNTER_HI__SHIFT 0x0 #define SQ_PERFCOUNTER9_HI__PERFCOUNTER_HI_MASK 0xffffffff #define SQ_PERFCOUNTER9_HI__PERFCOUNTER_HI__SHIFT 0x0 #define SQ_PERFCOUNTER10_HI__PERFCOUNTER_HI_MASK 0xffffffff #define SQ_PERFCOUNTER10_HI__PERFCOUNTER_HI__SHIFT 0x0 #define SQ_PERFCOUNTER11_HI__PERFCOUNTER_HI_MASK 0xffffffff #define SQ_PERFCOUNTER11_HI__PERFCOUNTER_HI__SHIFT 0x0 #define SQ_PERFCOUNTER12_HI__PERFCOUNTER_HI_MASK 0xffffffff #define SQ_PERFCOUNTER12_HI__PERFCOUNTER_HI__SHIFT 0x0 #define SQ_PERFCOUNTER13_HI__PERFCOUNTER_HI_MASK 0xffffffff #define SQ_PERFCOUNTER13_HI__PERFCOUNTER_HI__SHIFT 0x0 #define SQ_PERFCOUNTER14_HI__PERFCOUNTER_HI_MASK 0xffffffff #define SQ_PERFCOUNTER14_HI__PERFCOUNTER_HI__SHIFT 0x0 #define SQ_PERFCOUNTER15_HI__PERFCOUNTER_HI_MASK 0xffffffff #define SQ_PERFCOUNTER15_HI__PERFCOUNTER_HI__SHIFT 0x0 #define SQ_PERFCOUNTER0_SELECT__PERF_SEL_MASK 0x1ff #define SQ_PERFCOUNTER0_SELECT__PERF_SEL__SHIFT 0x0 #define SQ_PERFCOUNTER0_SELECT__SQC_BANK_MASK_MASK 0xf000 #define SQ_PERFCOUNTER0_SELECT__SQC_BANK_MASK__SHIFT 0xc #define SQ_PERFCOUNTER0_SELECT__SQC_CLIENT_MASK_MASK 0xf0000 #define SQ_PERFCOUNTER0_SELECT__SQC_CLIENT_MASK__SHIFT 0x10 #define SQ_PERFCOUNTER0_SELECT__SPM_MODE_MASK 0xf00000 #define SQ_PERFCOUNTER0_SELECT__SPM_MODE__SHIFT 0x14 #define SQ_PERFCOUNTER0_SELECT__SIMD_MASK_MASK 0xf000000 #define SQ_PERFCOUNTER0_SELECT__SIMD_MASK__SHIFT 0x18 #define SQ_PERFCOUNTER0_SELECT__PERF_MODE_MASK 0xf0000000 #define SQ_PERFCOUNTER0_SELECT__PERF_MODE__SHIFT 0x1c #define SQ_PERFCOUNTER1_SELECT__PERF_SEL_MASK 0x1ff #define SQ_PERFCOUNTER1_SELECT__PERF_SEL__SHIFT 0x0 #define SQ_PERFCOUNTER1_SELECT__SQC_BANK_MASK_MASK 0xf000 #define SQ_PERFCOUNTER1_SELECT__SQC_BANK_MASK__SHIFT 0xc #define SQ_PERFCOUNTER1_SELECT__SQC_CLIENT_MASK_MASK 0xf0000 #define SQ_PERFCOUNTER1_SELECT__SQC_CLIENT_MASK__SHIFT 0x10 #define SQ_PERFCOUNTER1_SELECT__SPM_MODE_MASK 0xf00000 #define SQ_PERFCOUNTER1_SELECT__SPM_MODE__SHIFT 0x14 #define SQ_PERFCOUNTER1_SELECT__SIMD_MASK_MASK 0xf000000 #define SQ_PERFCOUNTER1_SELECT__SIMD_MASK__SHIFT 0x18 #define SQ_PERFCOUNTER1_SELECT__PERF_MODE_MASK 0xf0000000 #define SQ_PERFCOUNTER1_SELECT__PERF_MODE__SHIFT 0x1c #define SQ_PERFCOUNTER2_SELECT__PERF_SEL_MASK 0x1ff #define SQ_PERFCOUNTER2_SELECT__PERF_SEL__SHIFT 0x0 #define SQ_PERFCOUNTER2_SELECT__SQC_BANK_MASK_MASK 0xf000 #define SQ_PERFCOUNTER2_SELECT__SQC_BANK_MASK__SHIFT 0xc #define SQ_PERFCOUNTER2_SELECT__SQC_CLIENT_MASK_MASK 0xf0000 #define SQ_PERFCOUNTER2_SELECT__SQC_CLIENT_MASK__SHIFT 0x10 #define SQ_PERFCOUNTER2_SELECT__SPM_MODE_MASK 0xf00000 #define SQ_PERFCOUNTER2_SELECT__SPM_MODE__SHIFT 0x14 #define SQ_PERFCOUNTER2_SELECT__SIMD_MASK_MASK 0xf000000 #define SQ_PERFCOUNTER2_SELECT__SIMD_MASK__SHIFT 0x18 #define SQ_PERFCOUNTER2_SELECT__PERF_MODE_MASK 0xf0000000 #define SQ_PERFCOUNTER2_SELECT__PERF_MODE__SHIFT 0x1c #define SQ_PERFCOUNTER3_SELECT__PERF_SEL_MASK 0x1ff #define SQ_PERFCOUNTER3_SELECT__PERF_SEL__SHIFT 0x0 #define SQ_PERFCOUNTER3_SELECT__SQC_BANK_MASK_MASK 0xf000 #define SQ_PERFCOUNTER3_SELECT__SQC_BANK_MASK__SHIFT 0xc #define SQ_PERFCOUNTER3_SELECT__SQC_CLIENT_MASK_MASK 0xf0000 #define SQ_PERFCOUNTER3_SELECT__SQC_CLIENT_MASK__SHIFT 0x10 #define SQ_PERFCOUNTER3_SELECT__SPM_MODE_MASK 0xf00000 #define SQ_PERFCOUNTER3_SELECT__SPM_MODE__SHIFT 0x14 #define SQ_PERFCOUNTER3_SELECT__SIMD_MASK_MASK 0xf000000 #define SQ_PERFCOUNTER3_SELECT__SIMD_MASK__SHIFT 0x18 #define SQ_PERFCOUNTER3_SELECT__PERF_MODE_MASK 0xf0000000 #define SQ_PERFCOUNTER3_SELECT__PERF_MODE__SHIFT 0x1c #define SQ_PERFCOUNTER4_SELECT__PERF_SEL_MASK 0x1ff #define SQ_PERFCOUNTER4_SELECT__PERF_SEL__SHIFT 0x0 #define SQ_PERFCOUNTER4_SELECT__SQC_BANK_MASK_MASK 0xf000 #define SQ_PERFCOUNTER4_SELECT__SQC_BANK_MASK__SHIFT 0xc #define SQ_PERFCOUNTER4_SELECT__SQC_CLIENT_MASK_MASK 0xf0000 #define SQ_PERFCOUNTER4_SELECT__SQC_CLIENT_MASK__SHIFT 0x10 #define SQ_PERFCOUNTER4_SELECT__SPM_MODE_MASK 0xf00000 #define SQ_PERFCOUNTER4_SELECT__SPM_MODE__SHIFT 0x14 #define SQ_PERFCOUNTER4_SELECT__SIMD_MASK_MASK 0xf000000 #define SQ_PERFCOUNTER4_SELECT__SIMD_MASK__SHIFT 0x18 #define SQ_PERFCOUNTER4_SELECT__PERF_MODE_MASK 0xf0000000 #define SQ_PERFCOUNTER4_SELECT__PERF_MODE__SHIFT 0x1c #define SQ_PERFCOUNTER5_SELECT__PERF_SEL_MASK 0x1ff #define SQ_PERFCOUNTER5_SELECT__PERF_SEL__SHIFT 0x0 #define SQ_PERFCOUNTER5_SELECT__SQC_BANK_MASK_MASK 0xf000 #define SQ_PERFCOUNTER5_SELECT__SQC_BANK_MASK__SHIFT 0xc #define SQ_PERFCOUNTER5_SELECT__SQC_CLIENT_MASK_MASK 0xf0000 #define SQ_PERFCOUNTER5_SELECT__SQC_CLIENT_MASK__SHIFT 0x10 #define SQ_PERFCOUNTER5_SELECT__SPM_MODE_MASK 0xf00000 #define SQ_PERFCOUNTER5_SELECT__SPM_MODE__SHIFT 0x14 #define SQ_PERFCOUNTER5_SELECT__SIMD_MASK_MASK 0xf000000 #define SQ_PERFCOUNTER5_SELECT__SIMD_MASK__SHIFT 0x18 #define SQ_PERFCOUNTER5_SELECT__PERF_MODE_MASK 0xf0000000 #define SQ_PERFCOUNTER5_SELECT__PERF_MODE__SHIFT 0x1c #define SQ_PERFCOUNTER6_SELECT__PERF_SEL_MASK 0x1ff #define SQ_PERFCOUNTER6_SELECT__PERF_SEL__SHIFT 0x0 #define SQ_PERFCOUNTER6_SELECT__SQC_BANK_MASK_MASK 0xf000 #define SQ_PERFCOUNTER6_SELECT__SQC_BANK_MASK__SHIFT 0xc #define SQ_PERFCOUNTER6_SELECT__SQC_CLIENT_MASK_MASK 0xf0000 #define SQ_PERFCOUNTER6_SELECT__SQC_CLIENT_MASK__SHIFT 0x10 #define SQ_PERFCOUNTER6_SELECT__SPM_MODE_MASK 0xf00000 #define SQ_PERFCOUNTER6_SELECT__SPM_MODE__SHIFT 0x14 #define SQ_PERFCOUNTER6_SELECT__SIMD_MASK_MASK 0xf000000 #define SQ_PERFCOUNTER6_SELECT__SIMD_MASK__SHIFT 0x18 #define SQ_PERFCOUNTER6_SELECT__PERF_MODE_MASK 0xf0000000 #define SQ_PERFCOUNTER6_SELECT__PERF_MODE__SHIFT 0x1c #define SQ_PERFCOUNTER7_SELECT__PERF_SEL_MASK 0x1ff #define SQ_PERFCOUNTER7_SELECT__PERF_SEL__SHIFT 0x0 #define SQ_PERFCOUNTER7_SELECT__SQC_BANK_MASK_MASK 0xf000 #define SQ_PERFCOUNTER7_SELECT__SQC_BANK_MASK__SHIFT 0xc #define SQ_PERFCOUNTER7_SELECT__SQC_CLIENT_MASK_MASK 0xf0000 #define SQ_PERFCOUNTER7_SELECT__SQC_CLIENT_MASK__SHIFT 0x10 #define SQ_PERFCOUNTER7_SELECT__SPM_MODE_MASK 0xf00000 #define SQ_PERFCOUNTER7_SELECT__SPM_MODE__SHIFT 0x14 #define SQ_PERFCOUNTER7_SELECT__SIMD_MASK_MASK 0xf000000 #define SQ_PERFCOUNTER7_SELECT__SIMD_MASK__SHIFT 0x18 #define SQ_PERFCOUNTER7_SELECT__PERF_MODE_MASK 0xf0000000 #define SQ_PERFCOUNTER7_SELECT__PERF_MODE__SHIFT 0x1c #define SQ_PERFCOUNTER8_SELECT__PERF_SEL_MASK 0x1ff #define SQ_PERFCOUNTER8_SELECT__PERF_SEL__SHIFT 0x0 #define SQ_PERFCOUNTER8_SELECT__SQC_BANK_MASK_MASK 0xf000 #define SQ_PERFCOUNTER8_SELECT__SQC_BANK_MASK__SHIFT 0xc #define SQ_PERFCOUNTER8_SELECT__SQC_CLIENT_MASK_MASK 0xf0000 #define SQ_PERFCOUNTER8_SELECT__SQC_CLIENT_MASK__SHIFT 0x10 #define SQ_PERFCOUNTER8_SELECT__SPM_MODE_MASK 0xf00000 #define SQ_PERFCOUNTER8_SELECT__SPM_MODE__SHIFT 0x14 #define SQ_PERFCOUNTER8_SELECT__SIMD_MASK_MASK 0xf000000 #define SQ_PERFCOUNTER8_SELECT__SIMD_MASK__SHIFT 0x18 #define SQ_PERFCOUNTER8_SELECT__PERF_MODE_MASK 0xf0000000 #define SQ_PERFCOUNTER8_SELECT__PERF_MODE__SHIFT 0x1c #define SQ_PERFCOUNTER9_SELECT__PERF_SEL_MASK 0x1ff #define SQ_PERFCOUNTER9_SELECT__PERF_SEL__SHIFT 0x0 #define SQ_PERFCOUNTER9_SELECT__SQC_BANK_MASK_MASK 0xf000 #define SQ_PERFCOUNTER9_SELECT__SQC_BANK_MASK__SHIFT 0xc #define SQ_PERFCOUNTER9_SELECT__SQC_CLIENT_MASK_MASK 0xf0000 #define SQ_PERFCOUNTER9_SELECT__SQC_CLIENT_MASK__SHIFT 0x10 #define SQ_PERFCOUNTER9_SELECT__SPM_MODE_MASK 0xf00000 #define SQ_PERFCOUNTER9_SELECT__SPM_MODE__SHIFT 0x14 #define SQ_PERFCOUNTER9_SELECT__SIMD_MASK_MASK 0xf000000 #define SQ_PERFCOUNTER9_SELECT__SIMD_MASK__SHIFT 0x18 #define SQ_PERFCOUNTER9_SELECT__PERF_MODE_MASK 0xf0000000 #define SQ_PERFCOUNTER9_SELECT__PERF_MODE__SHIFT 0x1c #define SQ_PERFCOUNTER10_SELECT__PERF_SEL_MASK 0x1ff #define SQ_PERFCOUNTER10_SELECT__PERF_SEL__SHIFT 0x0 #define SQ_PERFCOUNTER10_SELECT__SQC_BANK_MASK_MASK 0xf000 #define SQ_PERFCOUNTER10_SELECT__SQC_BANK_MASK__SHIFT 0xc #define SQ_PERFCOUNTER10_SELECT__SQC_CLIENT_MASK_MASK 0xf0000 #define SQ_PERFCOUNTER10_SELECT__SQC_CLIENT_MASK__SHIFT 0x10 #define SQ_PERFCOUNTER10_SELECT__SPM_MODE_MASK 0xf00000 #define SQ_PERFCOUNTER10_SELECT__SPM_MODE__SHIFT 0x14 #define SQ_PERFCOUNTER10_SELECT__SIMD_MASK_MASK 0xf000000 #define SQ_PERFCOUNTER10_SELECT__SIMD_MASK__SHIFT 0x18 #define SQ_PERFCOUNTER10_SELECT__PERF_MODE_MASK 0xf0000000 #define SQ_PERFCOUNTER10_SELECT__PERF_MODE__SHIFT 0x1c #define SQ_PERFCOUNTER11_SELECT__PERF_SEL_MASK 0x1ff #define SQ_PERFCOUNTER11_SELECT__PERF_SEL__SHIFT 0x0 #define SQ_PERFCOUNTER11_SELECT__SQC_BANK_MASK_MASK 0xf000 #define SQ_PERFCOUNTER11_SELECT__SQC_BANK_MASK__SHIFT 0xc #define SQ_PERFCOUNTER11_SELECT__SQC_CLIENT_MASK_MASK 0xf0000 #define SQ_PERFCOUNTER11_SELECT__SQC_CLIENT_MASK__SHIFT 0x10 #define SQ_PERFCOUNTER11_SELECT__SPM_MODE_MASK 0xf00000 #define SQ_PERFCOUNTER11_SELECT__SPM_MODE__SHIFT 0x14 #define SQ_PERFCOUNTER11_SELECT__SIMD_MASK_MASK 0xf000000 #define SQ_PERFCOUNTER11_SELECT__SIMD_MASK__SHIFT 0x18 #define SQ_PERFCOUNTER11_SELECT__PERF_MODE_MASK 0xf0000000 #define SQ_PERFCOUNTER11_SELECT__PERF_MODE__SHIFT 0x1c #define SQ_PERFCOUNTER12_SELECT__PERF_SEL_MASK 0x1ff #define SQ_PERFCOUNTER12_SELECT__PERF_SEL__SHIFT 0x0 #define SQ_PERFCOUNTER12_SELECT__SQC_BANK_MASK_MASK 0xf000 #define SQ_PERFCOUNTER12_SELECT__SQC_BANK_MASK__SHIFT 0xc #define SQ_PERFCOUNTER12_SELECT__SQC_CLIENT_MASK_MASK 0xf0000 #define SQ_PERFCOUNTER12_SELECT__SQC_CLIENT_MASK__SHIFT 0x10 #define SQ_PERFCOUNTER12_SELECT__SPM_MODE_MASK 0xf00000 #define SQ_PERFCOUNTER12_SELECT__SPM_MODE__SHIFT 0x14 #define SQ_PERFCOUNTER12_SELECT__SIMD_MASK_MASK 0xf000000 #define SQ_PERFCOUNTER12_SELECT__SIMD_MASK__SHIFT 0x18 #define SQ_PERFCOUNTER12_SELECT__PERF_MODE_MASK 0xf0000000 #define SQ_PERFCOUNTER12_SELECT__PERF_MODE__SHIFT 0x1c #define SQ_PERFCOUNTER13_SELECT__PERF_SEL_MASK 0x1ff #define SQ_PERFCOUNTER13_SELECT__PERF_SEL__SHIFT 0x0 #define SQ_PERFCOUNTER13_SELECT__SQC_BANK_MASK_MASK 0xf000 #define SQ_PERFCOUNTER13_SELECT__SQC_BANK_MASK__SHIFT 0xc #define SQ_PERFCOUNTER13_SELECT__SQC_CLIENT_MASK_MASK 0xf0000 #define SQ_PERFCOUNTER13_SELECT__SQC_CLIENT_MASK__SHIFT 0x10 #define SQ_PERFCOUNTER13_SELECT__SPM_MODE_MASK 0xf00000 #define SQ_PERFCOUNTER13_SELECT__SPM_MODE__SHIFT 0x14 #define SQ_PERFCOUNTER13_SELECT__SIMD_MASK_MASK 0xf000000 #define SQ_PERFCOUNTER13_SELECT__SIMD_MASK__SHIFT 0x18 #define SQ_PERFCOUNTER13_SELECT__PERF_MODE_MASK 0xf0000000 #define SQ_PERFCOUNTER13_SELECT__PERF_MODE__SHIFT 0x1c #define SQ_PERFCOUNTER14_SELECT__PERF_SEL_MASK 0x1ff #define SQ_PERFCOUNTER14_SELECT__PERF_SEL__SHIFT 0x0 #define SQ_PERFCOUNTER14_SELECT__SQC_BANK_MASK_MASK 0xf000 #define SQ_PERFCOUNTER14_SELECT__SQC_BANK_MASK__SHIFT 0xc #define SQ_PERFCOUNTER14_SELECT__SQC_CLIENT_MASK_MASK 0xf0000 #define SQ_PERFCOUNTER14_SELECT__SQC_CLIENT_MASK__SHIFT 0x10 #define SQ_PERFCOUNTER14_SELECT__SPM_MODE_MASK 0xf00000 #define SQ_PERFCOUNTER14_SELECT__SPM_MODE__SHIFT 0x14 #define SQ_PERFCOUNTER14_SELECT__SIMD_MASK_MASK 0xf000000 #define SQ_PERFCOUNTER14_SELECT__SIMD_MASK__SHIFT 0x18 #define SQ_PERFCOUNTER14_SELECT__PERF_MODE_MASK 0xf0000000 #define SQ_PERFCOUNTER14_SELECT__PERF_MODE__SHIFT 0x1c #define SQ_PERFCOUNTER15_SELECT__PERF_SEL_MASK 0x1ff #define SQ_PERFCOUNTER15_SELECT__PERF_SEL__SHIFT 0x0 #define SQ_PERFCOUNTER15_SELECT__SQC_BANK_MASK_MASK 0xf000 #define SQ_PERFCOUNTER15_SELECT__SQC_BANK_MASK__SHIFT 0xc #define SQ_PERFCOUNTER15_SELECT__SQC_CLIENT_MASK_MASK 0xf0000 #define SQ_PERFCOUNTER15_SELECT__SQC_CLIENT_MASK__SHIFT 0x10 #define SQ_PERFCOUNTER15_SELECT__SPM_MODE_MASK 0xf00000 #define SQ_PERFCOUNTER15_SELECT__SPM_MODE__SHIFT 0x14 #define SQ_PERFCOUNTER15_SELECT__SIMD_MASK_MASK 0xf000000 #define SQ_PERFCOUNTER15_SELECT__SIMD_MASK__SHIFT 0x18 #define SQ_PERFCOUNTER15_SELECT__PERF_MODE_MASK 0xf0000000 #define SQ_PERFCOUNTER15_SELECT__PERF_MODE__SHIFT 0x1c #define CGTT_SQ_CLK_CTRL__ON_DELAY_MASK 0xf #define CGTT_SQ_CLK_CTRL__ON_DELAY__SHIFT 0x0 #define CGTT_SQ_CLK_CTRL__OFF_HYSTERESIS_MASK 0xff0 #define CGTT_SQ_CLK_CTRL__OFF_HYSTERESIS__SHIFT 0x4 #define CGTT_SQ_CLK_CTRL__PERFMON_OVERRIDE_MASK 0x20000000 #define CGTT_SQ_CLK_CTRL__PERFMON_OVERRIDE__SHIFT 0x1d #define CGTT_SQ_CLK_CTRL__CORE_OVERRIDE_MASK 0x40000000 #define CGTT_SQ_CLK_CTRL__CORE_OVERRIDE__SHIFT 0x1e #define CGTT_SQ_CLK_CTRL__REG_OVERRIDE_MASK 0x80000000 #define CGTT_SQ_CLK_CTRL__REG_OVERRIDE__SHIFT 0x1f #define CGTT_SQG_CLK_CTRL__ON_DELAY_MASK 0xf #define CGTT_SQG_CLK_CTRL__ON_DELAY__SHIFT 0x0 #define CGTT_SQG_CLK_CTRL__OFF_HYSTERESIS_MASK 0xff0 #define CGTT_SQG_CLK_CTRL__OFF_HYSTERESIS__SHIFT 0x4 #define CGTT_SQG_CLK_CTRL__TTRACE_OVERRIDE_MASK 0x10000000 #define CGTT_SQG_CLK_CTRL__TTRACE_OVERRIDE__SHIFT 0x1c #define CGTT_SQG_CLK_CTRL__PERFMON_OVERRIDE_MASK 0x20000000 #define CGTT_SQG_CLK_CTRL__PERFMON_OVERRIDE__SHIFT 0x1d #define CGTT_SQG_CLK_CTRL__CORE_OVERRIDE_MASK 0x40000000 #define CGTT_SQG_CLK_CTRL__CORE_OVERRIDE__SHIFT 0x1e #define CGTT_SQG_CLK_CTRL__REG_OVERRIDE_MASK 0x80000000 #define CGTT_SQG_CLK_CTRL__REG_OVERRIDE__SHIFT 0x1f #define SQ_ALU_CLK_CTRL__FORCE_CU_ON_SH0_MASK 0xffff #define SQ_ALU_CLK_CTRL__FORCE_CU_ON_SH0__SHIFT 0x0 #define SQ_ALU_CLK_CTRL__FORCE_CU_ON_SH1_MASK 0xffff0000 #define SQ_ALU_CLK_CTRL__FORCE_CU_ON_SH1__SHIFT 0x10 #define SQ_TEX_CLK_CTRL__FORCE_CU_ON_SH0_MASK 0xffff #define SQ_TEX_CLK_CTRL__FORCE_CU_ON_SH0__SHIFT 0x0 #define SQ_TEX_CLK_CTRL__FORCE_CU_ON_SH1_MASK 0xffff0000 #define SQ_TEX_CLK_CTRL__FORCE_CU_ON_SH1__SHIFT 0x10 #define SQ_LDS_CLK_CTRL__FORCE_CU_ON_SH0_MASK 0xffff #define SQ_LDS_CLK_CTRL__FORCE_CU_ON_SH0__SHIFT 0x0 #define SQ_LDS_CLK_CTRL__FORCE_CU_ON_SH1_MASK 0xffff0000 #define SQ_LDS_CLK_CTRL__FORCE_CU_ON_SH1__SHIFT 0x10 #define SQ_POWER_THROTTLE__MIN_POWER_MASK 0x3fff #define SQ_POWER_THROTTLE__MIN_POWER__SHIFT 0x0 #define SQ_POWER_THROTTLE__MAX_POWER_MASK 0x3fff0000 #define SQ_POWER_THROTTLE__MAX_POWER__SHIFT 0x10 #define SQ_POWER_THROTTLE__PHASE_OFFSET_MASK 0xc0000000 #define SQ_POWER_THROTTLE__PHASE_OFFSET__SHIFT 0x1e #define SQ_POWER_THROTTLE2__MAX_POWER_DELTA_MASK 0x3fff #define SQ_POWER_THROTTLE2__MAX_POWER_DELTA__SHIFT 0x0 #define SQ_POWER_THROTTLE2__SHORT_TERM_INTERVAL_SIZE_MASK 0x3ff0000 #define SQ_POWER_THROTTLE2__SHORT_TERM_INTERVAL_SIZE__SHIFT 0x10 #define SQ_POWER_THROTTLE2__LONG_TERM_INTERVAL_RATIO_MASK 0x78000000 #define SQ_POWER_THROTTLE2__LONG_TERM_INTERVAL_RATIO__SHIFT 0x1b #define SQ_POWER_THROTTLE2__USE_REF_CLOCK_MASK 0x80000000 #define SQ_POWER_THROTTLE2__USE_REF_CLOCK__SHIFT 0x1f #define SQ_TIME_HI__TIME_MASK 0xffffffff #define SQ_TIME_HI__TIME__SHIFT 0x0 #define SQ_TIME_LO__TIME_MASK 0xffffffff #define SQ_TIME_LO__TIME__SHIFT 0x0 #define SQ_THREAD_TRACE_BASE__ADDR_MASK 0xffffffff #define SQ_THREAD_TRACE_BASE__ADDR__SHIFT 0x0 #define SQ_THREAD_TRACE_BASE2__ADDR_HI_MASK 0xf #define SQ_THREAD_TRACE_BASE2__ADDR_HI__SHIFT 0x0 #define SQ_THREAD_TRACE_SIZE__SIZE_MASK 0x3fffff #define SQ_THREAD_TRACE_SIZE__SIZE__SHIFT 0x0 #define SQ_THREAD_TRACE_MASK__CU_SEL_MASK 0x1f #define SQ_THREAD_TRACE_MASK__CU_SEL__SHIFT 0x0 #define SQ_THREAD_TRACE_MASK__SH_SEL_MASK 0x20 #define SQ_THREAD_TRACE_MASK__SH_SEL__SHIFT 0x5 #define SQ_THREAD_TRACE_MASK__REG_STALL_EN_MASK 0x80 #define SQ_THREAD_TRACE_MASK__REG_STALL_EN__SHIFT 0x7 #define SQ_THREAD_TRACE_MASK__SIMD_EN_MASK 0xf00 #define SQ_THREAD_TRACE_MASK__SIMD_EN__SHIFT 0x8 #define SQ_THREAD_TRACE_MASK__VM_ID_MASK_MASK 0x3000 #define SQ_THREAD_TRACE_MASK__VM_ID_MASK__SHIFT 0xc #define SQ_THREAD_TRACE_MASK__SPI_STALL_EN_MASK 0x4000 #define SQ_THREAD_TRACE_MASK__SPI_STALL_EN__SHIFT 0xe #define SQ_THREAD_TRACE_MASK__SQ_STALL_EN_MASK 0x8000 #define SQ_THREAD_TRACE_MASK__SQ_STALL_EN__SHIFT 0xf #define SQ_THREAD_TRACE_USERDATA_0__DATA_MASK 0xffffffff #define SQ_THREAD_TRACE_USERDATA_0__DATA__SHIFT 0x0 #define SQ_THREAD_TRACE_USERDATA_1__DATA_MASK 0xffffffff #define SQ_THREAD_TRACE_USERDATA_1__DATA__SHIFT 0x0 #define SQ_THREAD_TRACE_USERDATA_2__DATA_MASK 0xffffffff #define SQ_THREAD_TRACE_USERDATA_2__DATA__SHIFT 0x0 #define SQ_THREAD_TRACE_USERDATA_3__DATA_MASK 0xffffffff #define SQ_THREAD_TRACE_USERDATA_3__DATA__SHIFT 0x0 #define SQ_THREAD_TRACE_MODE__MASK_PS_MASK 0x7 #define SQ_THREAD_TRACE_MODE__MASK_PS__SHIFT 0x0 #define SQ_THREAD_TRACE_MODE__MASK_VS_MASK 0x38 #define SQ_THREAD_TRACE_MODE__MASK_VS__SHIFT 0x3 #define SQ_THREAD_TRACE_MODE__MASK_GS_MASK 0x1c0 #define SQ_THREAD_TRACE_MODE__MASK_GS__SHIFT 0x6 #define SQ_THREAD_TRACE_MODE__MASK_ES_MASK 0xe00 #define SQ_THREAD_TRACE_MODE__MASK_ES__SHIFT 0x9 #define SQ_THREAD_TRACE_MODE__MASK_HS_MASK 0x7000 #define SQ_THREAD_TRACE_MODE__MASK_HS__SHIFT 0xc #define SQ_THREAD_TRACE_MODE__MASK_LS_MASK 0x38000 #define SQ_THREAD_TRACE_MODE__MASK_LS__SHIFT 0xf #define SQ_THREAD_TRACE_MODE__MASK_CS_MASK 0x1c0000 #define SQ_THREAD_TRACE_MODE__MASK_CS__SHIFT 0x12 #define SQ_THREAD_TRACE_MODE__MODE_MASK 0x600000 #define SQ_THREAD_TRACE_MODE__MODE__SHIFT 0x15 #define SQ_THREAD_TRACE_MODE__CAPTURE_MODE_MASK 0x1800000 #define SQ_THREAD_TRACE_MODE__CAPTURE_MODE__SHIFT 0x17 #define SQ_THREAD_TRACE_MODE__AUTOFLUSH_EN_MASK 0x2000000 #define SQ_THREAD_TRACE_MODE__AUTOFLUSH_EN__SHIFT 0x19 #define SQ_THREAD_TRACE_MODE__PRIV_MASK 0x4000000 #define SQ_THREAD_TRACE_MODE__PRIV__SHIFT 0x1a #define SQ_THREAD_TRACE_MODE__ISSUE_MASK_MASK 0x18000000 #define SQ_THREAD_TRACE_MODE__ISSUE_MASK__SHIFT 0x1b #define SQ_THREAD_TRACE_MODE__TEST_MODE_MASK 0x20000000 #define SQ_THREAD_TRACE_MODE__TEST_MODE__SHIFT 0x1d #define SQ_THREAD_TRACE_MODE__INTERRUPT_EN_MASK 0x40000000 #define SQ_THREAD_TRACE_MODE__INTERRUPT_EN__SHIFT 0x1e #define SQ_THREAD_TRACE_MODE__WRAP_MASK 0x80000000 #define SQ_THREAD_TRACE_MODE__WRAP__SHIFT 0x1f #define SQ_THREAD_TRACE_CTRL__RESET_BUFFER_MASK 0x80000000 #define SQ_THREAD_TRACE_CTRL__RESET_BUFFER__SHIFT 0x1f #define SQ_THREAD_TRACE_TOKEN_MASK__TOKEN_MASK_MASK 0xffff #define SQ_THREAD_TRACE_TOKEN_MASK__TOKEN_MASK__SHIFT 0x0 #define SQ_THREAD_TRACE_TOKEN_MASK__REG_MASK_MASK 0xff0000 #define SQ_THREAD_TRACE_TOKEN_MASK__REG_MASK__SHIFT 0x10 #define SQ_THREAD_TRACE_TOKEN_MASK__REG_DROP_ON_STALL_MASK 0x1000000 #define SQ_THREAD_TRACE_TOKEN_MASK__REG_DROP_ON_STALL__SHIFT 0x18 #define SQ_THREAD_TRACE_TOKEN_MASK2__INST_MASK_MASK 0xffffffff #define SQ_THREAD_TRACE_TOKEN_MASK2__INST_MASK__SHIFT 0x0 #define SQ_THREAD_TRACE_PERF_MASK__SH0_MASK_MASK 0xffff #define SQ_THREAD_TRACE_PERF_MASK__SH0_MASK__SHIFT 0x0 #define SQ_THREAD_TRACE_PERF_MASK__SH1_MASK_MASK 0xffff0000 #define SQ_THREAD_TRACE_PERF_MASK__SH1_MASK__SHIFT 0x10 #define SQ_THREAD_TRACE_WPTR__WPTR_MASK 0x3fffffff #define SQ_THREAD_TRACE_WPTR__WPTR__SHIFT 0x0 #define SQ_THREAD_TRACE_WPTR__READ_OFFSET_MASK 0xc0000000 #define SQ_THREAD_TRACE_WPTR__READ_OFFSET__SHIFT 0x1e #define SQ_THREAD_TRACE_STATUS__FINISH_PENDING_MASK 0x3ff #define SQ_THREAD_TRACE_STATUS__FINISH_PENDING__SHIFT 0x0 #define SQ_THREAD_TRACE_STATUS__FINISH_DONE_MASK 0x3ff0000 #define SQ_THREAD_TRACE_STATUS__FINISH_DONE__SHIFT 0x10 #define SQ_THREAD_TRACE_STATUS__NEW_BUF_MASK 0x20000000 #define SQ_THREAD_TRACE_STATUS__NEW_BUF__SHIFT 0x1d #define SQ_THREAD_TRACE_STATUS__BUSY_MASK 0x40000000 #define SQ_THREAD_TRACE_STATUS__BUSY__SHIFT 0x1e #define SQ_THREAD_TRACE_STATUS__FULL_MASK 0x80000000 #define SQ_THREAD_TRACE_STATUS__FULL__SHIFT 0x1f #define SQ_THREAD_TRACE_CNTR__CNTR_MASK 0xffffffff #define SQ_THREAD_TRACE_CNTR__CNTR__SHIFT 0x0 #define SQ_THREAD_TRACE_HIWATER__HIWATER_MASK 0x7 #define SQ_THREAD_TRACE_HIWATER__HIWATER__SHIFT 0x0 #define SQ_LB_CTR_CTRL__START_MASK 0x1 #define SQ_LB_CTR_CTRL__START__SHIFT 0x0 #define SQ_LB_CTR_CTRL__LOAD_MASK 0x2 #define SQ_LB_CTR_CTRL__LOAD__SHIFT 0x1 #define SQ_LB_CTR_CTRL__CLEAR_MASK 0x4 #define SQ_LB_CTR_CTRL__CLEAR__SHIFT 0x2 #define SQ_LB_DATA_ALU_CYCLES__DATA_MASK 0xffffffff #define SQ_LB_DATA_ALU_CYCLES__DATA__SHIFT 0x0 #define SQ_LB_DATA_TEX_CYCLES__DATA_MASK 0xffffffff #define SQ_LB_DATA_TEX_CYCLES__DATA__SHIFT 0x0 #define SQ_LB_DATA_ALU_STALLS__DATA_MASK 0xffffffff #define SQ_LB_DATA_ALU_STALLS__DATA__SHIFT 0x0 #define SQ_LB_DATA_TEX_STALLS__DATA_MASK 0xffffffff #define SQ_LB_DATA_TEX_STALLS__DATA__SHIFT 0x0 #define SQC_EDC_CNT__INST_SEC_MASK 0xff #define SQC_EDC_CNT__INST_SEC__SHIFT 0x0 #define SQC_EDC_CNT__INST_DED_MASK 0xff00 #define SQC_EDC_CNT__INST_DED__SHIFT 0x8 #define SQC_EDC_CNT__DATA_SEC_MASK 0xff0000 #define SQC_EDC_CNT__DATA_SEC__SHIFT 0x10 #define SQC_EDC_CNT__DATA_DED_MASK 0xff000000 #define SQC_EDC_CNT__DATA_DED__SHIFT 0x18 #define SQ_EDC_SEC_CNT__LDS_SEC_MASK 0xff #define SQ_EDC_SEC_CNT__LDS_SEC__SHIFT 0x0 #define SQ_EDC_SEC_CNT__SGPR_SEC_MASK 0xff00 #define SQ_EDC_SEC_CNT__SGPR_SEC__SHIFT 0x8 #define SQ_EDC_SEC_CNT__VGPR_SEC_MASK 0xff0000 #define SQ_EDC_SEC_CNT__VGPR_SEC__SHIFT 0x10 #define SQ_EDC_DED_CNT__LDS_DED_MASK 0xff #define SQ_EDC_DED_CNT__LDS_DED__SHIFT 0x0 #define SQ_EDC_DED_CNT__SGPR_DED_MASK 0xff00 #define SQ_EDC_DED_CNT__SGPR_DED__SHIFT 0x8 #define SQ_EDC_DED_CNT__VGPR_DED_MASK 0xff0000 #define SQ_EDC_DED_CNT__VGPR_DED__SHIFT 0x10 #define SQ_EDC_INFO__WAVE_ID_MASK 0xf #define SQ_EDC_INFO__WAVE_ID__SHIFT 0x0 #define SQ_EDC_INFO__SIMD_ID_MASK 0x30 #define SQ_EDC_INFO__SIMD_ID__SHIFT 0x4 #define SQ_EDC_INFO__SOURCE_MASK 0x1c0 #define SQ_EDC_INFO__SOURCE__SHIFT 0x6 #define SQ_EDC_INFO__VM_ID_MASK 0x1e00 #define SQ_EDC_INFO__VM_ID__SHIFT 0x9 #define SQ_BUF_RSRC_WORD0__BASE_ADDRESS_MASK 0xffffffff #define SQ_BUF_RSRC_WORD0__BASE_ADDRESS__SHIFT 0x0 #define SQ_BUF_RSRC_WORD1__BASE_ADDRESS_HI_MASK 0xffff #define SQ_BUF_RSRC_WORD1__BASE_ADDRESS_HI__SHIFT 0x0 #define SQ_BUF_RSRC_WORD1__STRIDE_MASK 0x3fff0000 #define SQ_BUF_RSRC_WORD1__STRIDE__SHIFT 0x10 #define SQ_BUF_RSRC_WORD1__CACHE_SWIZZLE_MASK 0x40000000 #define SQ_BUF_RSRC_WORD1__CACHE_SWIZZLE__SHIFT 0x1e #define SQ_BUF_RSRC_WORD1__SWIZZLE_ENABLE_MASK 0x80000000 #define SQ_BUF_RSRC_WORD1__SWIZZLE_ENABLE__SHIFT 0x1f #define SQ_BUF_RSRC_WORD2__NUM_RECORDS_MASK 0xffffffff #define SQ_BUF_RSRC_WORD2__NUM_RECORDS__SHIFT 0x0 #define SQ_BUF_RSRC_WORD3__DST_SEL_X_MASK 0x7 #define SQ_BUF_RSRC_WORD3__DST_SEL_X__SHIFT 0x0 #define SQ_BUF_RSRC_WORD3__DST_SEL_Y_MASK 0x38 #define SQ_BUF_RSRC_WORD3__DST_SEL_Y__SHIFT 0x3 #define SQ_BUF_RSRC_WORD3__DST_SEL_Z_MASK 0x1c0 #define SQ_BUF_RSRC_WORD3__DST_SEL_Z__SHIFT 0x6 #define SQ_BUF_RSRC_WORD3__DST_SEL_W_MASK 0xe00 #define SQ_BUF_RSRC_WORD3__DST_SEL_W__SHIFT 0x9 #define SQ_BUF_RSRC_WORD3__NUM_FORMAT_MASK 0x7000 #define SQ_BUF_RSRC_WORD3__NUM_FORMAT__SHIFT 0xc #define SQ_BUF_RSRC_WORD3__DATA_FORMAT_MASK 0x78000 #define SQ_BUF_RSRC_WORD3__DATA_FORMAT__SHIFT 0xf #define SQ_BUF_RSRC_WORD3__ELEMENT_SIZE_MASK 0x180000 #define SQ_BUF_RSRC_WORD3__ELEMENT_SIZE__SHIFT 0x13 #define SQ_BUF_RSRC_WORD3__INDEX_STRIDE_MASK 0x600000 #define SQ_BUF_RSRC_WORD3__INDEX_STRIDE__SHIFT 0x15 #define SQ_BUF_RSRC_WORD3__ADD_TID_ENABLE_MASK 0x800000 #define SQ_BUF_RSRC_WORD3__ADD_TID_ENABLE__SHIFT 0x17 #define SQ_BUF_RSRC_WORD3__ATC_MASK 0x1000000 #define SQ_BUF_RSRC_WORD3__ATC__SHIFT 0x18 #define SQ_BUF_RSRC_WORD3__HASH_ENABLE_MASK 0x2000000 #define SQ_BUF_RSRC_WORD3__HASH_ENABLE__SHIFT 0x19 #define SQ_BUF_RSRC_WORD3__HEAP_MASK 0x4000000 #define SQ_BUF_RSRC_WORD3__HEAP__SHIFT 0x1a #define SQ_BUF_RSRC_WORD3__MTYPE_MASK 0x38000000 #define SQ_BUF_RSRC_WORD3__MTYPE__SHIFT 0x1b #define SQ_BUF_RSRC_WORD3__TYPE_MASK 0xc0000000 #define SQ_BUF_RSRC_WORD3__TYPE__SHIFT 0x1e #define SQ_IMG_RSRC_WORD0__BASE_ADDRESS_MASK 0xffffffff #define SQ_IMG_RSRC_WORD0__BASE_ADDRESS__SHIFT 0x0 #define SQ_IMG_RSRC_WORD1__BASE_ADDRESS_HI_MASK 0xff #define SQ_IMG_RSRC_WORD1__BASE_ADDRESS_HI__SHIFT 0x0 #define SQ_IMG_RSRC_WORD1__MIN_LOD_MASK 0xfff00 #define SQ_IMG_RSRC_WORD1__MIN_LOD__SHIFT 0x8 #define SQ_IMG_RSRC_WORD1__DATA_FORMAT_MASK 0x3f00000 #define SQ_IMG_RSRC_WORD1__DATA_FORMAT__SHIFT 0x14 #define SQ_IMG_RSRC_WORD1__NUM_FORMAT_MASK 0x3c000000 #define SQ_IMG_RSRC_WORD1__NUM_FORMAT__SHIFT 0x1a #define SQ_IMG_RSRC_WORD1__MTYPE_MASK 0xc0000000 #define SQ_IMG_RSRC_WORD1__MTYPE__SHIFT 0x1e #define SQ_IMG_RSRC_WORD2__WIDTH_MASK 0x3fff #define SQ_IMG_RSRC_WORD2__WIDTH__SHIFT 0x0 #define SQ_IMG_RSRC_WORD2__HEIGHT_MASK 0xfffc000 #define SQ_IMG_RSRC_WORD2__HEIGHT__SHIFT 0xe #define SQ_IMG_RSRC_WORD2__PERF_MOD_MASK 0x70000000 #define SQ_IMG_RSRC_WORD2__PERF_MOD__SHIFT 0x1c #define SQ_IMG_RSRC_WORD2__INTERLACED_MASK 0x80000000 #define SQ_IMG_RSRC_WORD2__INTERLACED__SHIFT 0x1f #define SQ_IMG_RSRC_WORD3__DST_SEL_X_MASK 0x7 #define SQ_IMG_RSRC_WORD3__DST_SEL_X__SHIFT 0x0 #define SQ_IMG_RSRC_WORD3__DST_SEL_Y_MASK 0x38 #define SQ_IMG_RSRC_WORD3__DST_SEL_Y__SHIFT 0x3 #define SQ_IMG_RSRC_WORD3__DST_SEL_Z_MASK 0x1c0 #define SQ_IMG_RSRC_WORD3__DST_SEL_Z__SHIFT 0x6 #define SQ_IMG_RSRC_WORD3__DST_SEL_W_MASK 0xe00 #define SQ_IMG_RSRC_WORD3__DST_SEL_W__SHIFT 0x9 #define SQ_IMG_RSRC_WORD3__BASE_LEVEL_MASK 0xf000 #define SQ_IMG_RSRC_WORD3__BASE_LEVEL__SHIFT 0xc #define SQ_IMG_RSRC_WORD3__LAST_LEVEL_MASK 0xf0000 #define SQ_IMG_RSRC_WORD3__LAST_LEVEL__SHIFT 0x10 #define SQ_IMG_RSRC_WORD3__TILING_INDEX_MASK 0x1f00000 #define SQ_IMG_RSRC_WORD3__TILING_INDEX__SHIFT 0x14 #define SQ_IMG_RSRC_WORD3__POW2_PAD_MASK 0x2000000 #define SQ_IMG_RSRC_WORD3__POW2_PAD__SHIFT 0x19 #define SQ_IMG_RSRC_WORD3__MTYPE_MASK 0x4000000 #define SQ_IMG_RSRC_WORD3__MTYPE__SHIFT 0x1a #define SQ_IMG_RSRC_WORD3__ATC_MASK 0x8000000 #define SQ_IMG_RSRC_WORD3__ATC__SHIFT 0x1b #define SQ_IMG_RSRC_WORD3__TYPE_MASK 0xf0000000 #define SQ_IMG_RSRC_WORD3__TYPE__SHIFT 0x1c #define SQ_IMG_RSRC_WORD4__DEPTH_MASK 0x1fff #define SQ_IMG_RSRC_WORD4__DEPTH__SHIFT 0x0 #define SQ_IMG_RSRC_WORD4__PITCH_MASK 0x7ffe000 #define SQ_IMG_RSRC_WORD4__PITCH__SHIFT 0xd #define SQ_IMG_RSRC_WORD5__BASE_ARRAY_MASK 0x1fff #define SQ_IMG_RSRC_WORD5__BASE_ARRAY__SHIFT 0x0 #define SQ_IMG_RSRC_WORD5__LAST_ARRAY_MASK 0x3ffe000 #define SQ_IMG_RSRC_WORD5__LAST_ARRAY__SHIFT 0xd #define SQ_IMG_RSRC_WORD6__MIN_LOD_WARN_MASK 0xfff #define SQ_IMG_RSRC_WORD6__MIN_LOD_WARN__SHIFT 0x0 #define SQ_IMG_RSRC_WORD6__COUNTER_BANK_ID_MASK 0xff000 #define SQ_IMG_RSRC_WORD6__COUNTER_BANK_ID__SHIFT 0xc #define SQ_IMG_RSRC_WORD6__LOD_HDW_CNT_EN_MASK 0x100000 #define SQ_IMG_RSRC_WORD6__LOD_HDW_CNT_EN__SHIFT 0x14 #define SQ_IMG_RSRC_WORD6__COMPRESSION_EN_MASK 0x200000 #define SQ_IMG_RSRC_WORD6__COMPRESSION_EN__SHIFT 0x15 #define SQ_IMG_RSRC_WORD6__ALPHA_IS_ON_MSB_MASK 0x400000 #define SQ_IMG_RSRC_WORD6__ALPHA_IS_ON_MSB__SHIFT 0x16 #define SQ_IMG_RSRC_WORD6__COLOR_TRANSFORM_MASK 0x800000 #define SQ_IMG_RSRC_WORD6__COLOR_TRANSFORM__SHIFT 0x17 #define SQ_IMG_RSRC_WORD6__LOST_ALPHA_BITS_MASK 0xf000000 #define SQ_IMG_RSRC_WORD6__LOST_ALPHA_BITS__SHIFT 0x18 #define SQ_IMG_RSRC_WORD6__LOST_COLOR_BITS_MASK 0xf0000000 #define SQ_IMG_RSRC_WORD6__LOST_COLOR_BITS__SHIFT 0x1c #define SQ_IMG_RSRC_WORD7__META_DATA_ADDRESS_MASK 0xffffffff #define SQ_IMG_RSRC_WORD7__META_DATA_ADDRESS__SHIFT 0x0 #define SQ_IMG_SAMP_WORD0__CLAMP_X_MASK 0x7 #define SQ_IMG_SAMP_WORD0__CLAMP_X__SHIFT 0x0 #define SQ_IMG_SAMP_WORD0__CLAMP_Y_MASK 0x38 #define SQ_IMG_SAMP_WORD0__CLAMP_Y__SHIFT 0x3 #define SQ_IMG_SAMP_WORD0__CLAMP_Z_MASK 0x1c0 #define SQ_IMG_SAMP_WORD0__CLAMP_Z__SHIFT 0x6 #define SQ_IMG_SAMP_WORD0__MAX_ANISO_RATIO_MASK 0xe00 #define SQ_IMG_SAMP_WORD0__MAX_ANISO_RATIO__SHIFT 0x9 #define SQ_IMG_SAMP_WORD0__DEPTH_COMPARE_FUNC_MASK 0x7000 #define SQ_IMG_SAMP_WORD0__DEPTH_COMPARE_FUNC__SHIFT 0xc #define SQ_IMG_SAMP_WORD0__FORCE_UNNORMALIZED_MASK 0x8000 #define SQ_IMG_SAMP_WORD0__FORCE_UNNORMALIZED__SHIFT 0xf #define SQ_IMG_SAMP_WORD0__ANISO_THRESHOLD_MASK 0x70000 #define SQ_IMG_SAMP_WORD0__ANISO_THRESHOLD__SHIFT 0x10 #define SQ_IMG_SAMP_WORD0__MC_COORD_TRUNC_MASK 0x80000 #define SQ_IMG_SAMP_WORD0__MC_COORD_TRUNC__SHIFT 0x13 #define SQ_IMG_SAMP_WORD0__FORCE_DEGAMMA_MASK 0x100000 #define SQ_IMG_SAMP_WORD0__FORCE_DEGAMMA__SHIFT 0x14 #define SQ_IMG_SAMP_WORD0__ANISO_BIAS_MASK 0x7e00000 #define SQ_IMG_SAMP_WORD0__ANISO_BIAS__SHIFT 0x15 #define SQ_IMG_SAMP_WORD0__TRUNC_COORD_MASK 0x8000000 #define SQ_IMG_SAMP_WORD0__TRUNC_COORD__SHIFT 0x1b #define SQ_IMG_SAMP_WORD0__DISABLE_CUBE_WRAP_MASK 0x10000000 #define SQ_IMG_SAMP_WORD0__DISABLE_CUBE_WRAP__SHIFT 0x1c #define SQ_IMG_SAMP_WORD0__FILTER_MODE_MASK 0x60000000 #define SQ_IMG_SAMP_WORD0__FILTER_MODE__SHIFT 0x1d #define SQ_IMG_SAMP_WORD0__COMPAT_MODE_MASK 0x80000000 #define SQ_IMG_SAMP_WORD0__COMPAT_MODE__SHIFT 0x1f #define SQ_IMG_SAMP_WORD1__MIN_LOD_MASK 0xfff #define SQ_IMG_SAMP_WORD1__MIN_LOD__SHIFT 0x0 #define SQ_IMG_SAMP_WORD1__MAX_LOD_MASK 0xfff000 #define SQ_IMG_SAMP_WORD1__MAX_LOD__SHIFT 0xc #define SQ_IMG_SAMP_WORD1__PERF_MIP_MASK 0xf000000 #define SQ_IMG_SAMP_WORD1__PERF_MIP__SHIFT 0x18 #define SQ_IMG_SAMP_WORD1__PERF_Z_MASK 0xf0000000 #define SQ_IMG_SAMP_WORD1__PERF_Z__SHIFT 0x1c #define SQ_IMG_SAMP_WORD2__LOD_BIAS_MASK 0x3fff #define SQ_IMG_SAMP_WORD2__LOD_BIAS__SHIFT 0x0 #define SQ_IMG_SAMP_WORD2__LOD_BIAS_SEC_MASK 0xfc000 #define SQ_IMG_SAMP_WORD2__LOD_BIAS_SEC__SHIFT 0xe #define SQ_IMG_SAMP_WORD2__XY_MAG_FILTER_MASK 0x300000 #define SQ_IMG_SAMP_WORD2__XY_MAG_FILTER__SHIFT 0x14 #define SQ_IMG_SAMP_WORD2__XY_MIN_FILTER_MASK 0xc00000 #define SQ_IMG_SAMP_WORD2__XY_MIN_FILTER__SHIFT 0x16 #define SQ_IMG_SAMP_WORD2__Z_FILTER_MASK 0x3000000 #define SQ_IMG_SAMP_WORD2__Z_FILTER__SHIFT 0x18 #define SQ_IMG_SAMP_WORD2__MIP_FILTER_MASK 0xc000000 #define SQ_IMG_SAMP_WORD2__MIP_FILTER__SHIFT 0x1a #define SQ_IMG_SAMP_WORD2__MIP_POINT_PRECLAMP_MASK 0x10000000 #define SQ_IMG_SAMP_WORD2__MIP_POINT_PRECLAMP__SHIFT 0x1c #define SQ_IMG_SAMP_WORD2__DISABLE_LSB_CEIL_MASK 0x20000000 #define SQ_IMG_SAMP_WORD2__DISABLE_LSB_CEIL__SHIFT 0x1d #define SQ_IMG_SAMP_WORD2__FILTER_PREC_FIX_MASK 0x40000000 #define SQ_IMG_SAMP_WORD2__FILTER_PREC_FIX__SHIFT 0x1e #define SQ_IMG_SAMP_WORD2__ANISO_OVERRIDE_MASK 0x80000000 #define SQ_IMG_SAMP_WORD2__ANISO_OVERRIDE__SHIFT 0x1f #define SQ_IMG_SAMP_WORD3__BORDER_COLOR_PTR_MASK 0xfff #define SQ_IMG_SAMP_WORD3__BORDER_COLOR_PTR__SHIFT 0x0 #define SQ_IMG_SAMP_WORD3__BORDER_COLOR_TYPE_MASK 0xc0000000 #define SQ_IMG_SAMP_WORD3__BORDER_COLOR_TYPE__SHIFT 0x1e #define SQ_FLAT_SCRATCH_WORD0__SIZE_MASK 0x7ffff #define SQ_FLAT_SCRATCH_WORD0__SIZE__SHIFT 0x0 #define SQ_FLAT_SCRATCH_WORD1__OFFSET_MASK 0xffffff #define SQ_FLAT_SCRATCH_WORD1__OFFSET__SHIFT 0x0 #define SQ_M0_GPR_IDX_WORD__INDEX_MASK 0xff #define SQ_M0_GPR_IDX_WORD__INDEX__SHIFT 0x0 #define SQ_M0_GPR_IDX_WORD__VSRC0_REL_MASK 0x1000 #define SQ_M0_GPR_IDX_WORD__VSRC0_REL__SHIFT 0xc #define SQ_M0_GPR_IDX_WORD__VSRC1_REL_MASK 0x2000 #define SQ_M0_GPR_IDX_WORD__VSRC1_REL__SHIFT 0xd #define SQ_M0_GPR_IDX_WORD__VSRC2_REL_MASK 0x4000 #define SQ_M0_GPR_IDX_WORD__VSRC2_REL__SHIFT 0xe #define SQ_M0_GPR_IDX_WORD__VDST_REL_MASK 0x8000 #define SQ_M0_GPR_IDX_WORD__VDST_REL__SHIFT 0xf #define SQ_IND_INDEX__WAVE_ID_MASK 0xf #define SQ_IND_INDEX__WAVE_ID__SHIFT 0x0 #define SQ_IND_INDEX__SIMD_ID_MASK 0x30 #define SQ_IND_INDEX__SIMD_ID__SHIFT 0x4 #define SQ_IND_INDEX__THREAD_ID_MASK 0xfc0 #define SQ_IND_INDEX__THREAD_ID__SHIFT 0x6 #define SQ_IND_INDEX__AUTO_INCR_MASK 0x1000 #define SQ_IND_INDEX__AUTO_INCR__SHIFT 0xc #define SQ_IND_INDEX__FORCE_READ_MASK 0x2000 #define SQ_IND_INDEX__FORCE_READ__SHIFT 0xd #define SQ_IND_INDEX__READ_TIMEOUT_MASK 0x4000 #define SQ_IND_INDEX__READ_TIMEOUT__SHIFT 0xe #define SQ_IND_INDEX__UNINDEXED_MASK 0x8000 #define SQ_IND_INDEX__UNINDEXED__SHIFT 0xf #define SQ_IND_INDEX__INDEX_MASK 0xffff0000 #define SQ_IND_INDEX__INDEX__SHIFT 0x10 #define SQ_CMD__CMD_MASK 0x7 #define SQ_CMD__CMD__SHIFT 0x0 #define SQ_CMD__MODE_MASK 0x70 #define SQ_CMD__MODE__SHIFT 0x4 #define SQ_CMD__CHECK_VMID_MASK 0x80 #define SQ_CMD__CHECK_VMID__SHIFT 0x7 #define SQ_CMD__DATA_MASK 0x700 #define SQ_CMD__DATA__SHIFT 0x8 #define SQ_CMD__WAVE_ID_MASK 0xf0000 #define SQ_CMD__WAVE_ID__SHIFT 0x10 #define SQ_CMD__SIMD_ID_MASK 0x300000 #define SQ_CMD__SIMD_ID__SHIFT 0x14 #define SQ_CMD__QUEUE_ID_MASK 0x7000000 #define SQ_CMD__QUEUE_ID__SHIFT 0x18 #define SQ_CMD__VM_ID_MASK 0xf0000000 #define SQ_CMD__VM_ID__SHIFT 0x1c #define SQ_IND_DATA__DATA_MASK 0xffffffff #define SQ_IND_DATA__DATA__SHIFT 0x0 #define SQ_REG_TIMESTAMP__TIMESTAMP_MASK 0xff #define SQ_REG_TIMESTAMP__TIMESTAMP__SHIFT 0x0 #define SQ_CMD_TIMESTAMP__TIMESTAMP_MASK 0xff #define SQ_CMD_TIMESTAMP__TIMESTAMP__SHIFT 0x0 #define SQ_HV_VMID_CTRL__DEFAULT_VMID_MASK 0xf #define SQ_HV_VMID_CTRL__DEFAULT_VMID__SHIFT 0x0 #define SQ_HV_VMID_CTRL__ALLOWED_VMID_MASK_MASK 0xffff0 #define SQ_HV_VMID_CTRL__ALLOWED_VMID_MASK__SHIFT 0x4 #define SQ_WAVE_INST_DW0__INST_DW0_MASK 0xffffffff #define SQ_WAVE_INST_DW0__INST_DW0__SHIFT 0x0 #define SQ_WAVE_INST_DW1__INST_DW1_MASK 0xffffffff #define SQ_WAVE_INST_DW1__INST_DW1__SHIFT 0x0 #define SQ_WAVE_PC_LO__PC_LO_MASK 0xffffffff #define SQ_WAVE_PC_LO__PC_LO__SHIFT 0x0 #define SQ_WAVE_PC_HI__PC_HI_MASK 0xff #define SQ_WAVE_PC_HI__PC_HI__SHIFT 0x0 #define SQ_WAVE_IB_DBG0__IBUF_ST_MASK 0x7 #define SQ_WAVE_IB_DBG0__IBUF_ST__SHIFT 0x0 #define SQ_WAVE_IB_DBG0__PC_INVALID_MASK 0x8 #define SQ_WAVE_IB_DBG0__PC_INVALID__SHIFT 0x3 #define SQ_WAVE_IB_DBG0__NEED_NEXT_DW_MASK 0x10 #define SQ_WAVE_IB_DBG0__NEED_NEXT_DW__SHIFT 0x4 #define SQ_WAVE_IB_DBG0__NO_PREFETCH_CNT_MASK 0xe0 #define SQ_WAVE_IB_DBG0__NO_PREFETCH_CNT__SHIFT 0x5 #define SQ_WAVE_IB_DBG0__IBUF_RPTR_MASK 0x300 #define SQ_WAVE_IB_DBG0__IBUF_RPTR__SHIFT 0x8 #define SQ_WAVE_IB_DBG0__IBUF_WPTR_MASK 0xc00 #define SQ_WAVE_IB_DBG0__IBUF_WPTR__SHIFT 0xa #define SQ_WAVE_IB_DBG0__INST_STR_ST_MASK 0xf0000 #define SQ_WAVE_IB_DBG0__INST_STR_ST__SHIFT 0x10 #define SQ_WAVE_IB_DBG0__MISC_CNT_MASK 0xf00000 #define SQ_WAVE_IB_DBG0__MISC_CNT__SHIFT 0x14 #define SQ_WAVE_IB_DBG0__ECC_ST_MASK 0x3000000 #define SQ_WAVE_IB_DBG0__ECC_ST__SHIFT 0x18 #define SQ_WAVE_IB_DBG0__IS_HYB_MASK 0x4000000 #define SQ_WAVE_IB_DBG0__IS_HYB__SHIFT 0x1a #define SQ_WAVE_IB_DBG0__HYB_CNT_MASK 0x18000000 #define SQ_WAVE_IB_DBG0__HYB_CNT__SHIFT 0x1b #define SQ_WAVE_IB_DBG0__KILL_MASK 0x20000000 #define SQ_WAVE_IB_DBG0__KILL__SHIFT 0x1d #define SQ_WAVE_IB_DBG0__NEED_KILL_IFETCH_MASK 0x40000000 #define SQ_WAVE_IB_DBG0__NEED_KILL_IFETCH__SHIFT 0x1e #define SQ_WAVE_IB_DBG1__IXNACK_MASK 0x1 #define SQ_WAVE_IB_DBG1__IXNACK__SHIFT 0x0 #define SQ_WAVE_IB_DBG1__XNACK_MASK 0x2 #define SQ_WAVE_IB_DBG1__XNACK__SHIFT 0x1 #define SQ_WAVE_IB_DBG1__TA_NEED_RESET_MASK 0x4 #define SQ_WAVE_IB_DBG1__TA_NEED_RESET__SHIFT 0x2 #define SQ_WAVE_IB_DBG1__XCNT_MASK 0xf0 #define SQ_WAVE_IB_DBG1__XCNT__SHIFT 0x4 #define SQ_WAVE_IB_DBG1__QCNT_MASK 0xf00 #define SQ_WAVE_IB_DBG1__QCNT__SHIFT 0x8 #define SQ_WAVE_EXEC_LO__EXEC_LO_MASK 0xffffffff #define SQ_WAVE_EXEC_LO__EXEC_LO__SHIFT 0x0 #define SQ_WAVE_EXEC_HI__EXEC_HI_MASK 0xffffffff #define SQ_WAVE_EXEC_HI__EXEC_HI__SHIFT 0x0 #define SQ_WAVE_STATUS__SCC_MASK 0x1 #define SQ_WAVE_STATUS__SCC__SHIFT 0x0 #define SQ_WAVE_STATUS__SPI_PRIO_MASK 0x6 #define SQ_WAVE_STATUS__SPI_PRIO__SHIFT 0x1 #define SQ_WAVE_STATUS__USER_PRIO_MASK 0x18 #define SQ_WAVE_STATUS__USER_PRIO__SHIFT 0x3 #define SQ_WAVE_STATUS__PRIV_MASK 0x20 #define SQ_WAVE_STATUS__PRIV__SHIFT 0x5 #define SQ_WAVE_STATUS__TRAP_EN_MASK 0x40 #define SQ_WAVE_STATUS__TRAP_EN__SHIFT 0x6 #define SQ_WAVE_STATUS__TTRACE_EN_MASK 0x80 #define SQ_WAVE_STATUS__TTRACE_EN__SHIFT 0x7 #define SQ_WAVE_STATUS__EXPORT_RDY_MASK 0x100 #define SQ_WAVE_STATUS__EXPORT_RDY__SHIFT 0x8 #define SQ_WAVE_STATUS__EXECZ_MASK 0x200 #define SQ_WAVE_STATUS__EXECZ__SHIFT 0x9 #define SQ_WAVE_STATUS__VCCZ_MASK 0x400 #define SQ_WAVE_STATUS__VCCZ__SHIFT 0xa #define SQ_WAVE_STATUS__IN_TG_MASK 0x800 #define SQ_WAVE_STATUS__IN_TG__SHIFT 0xb #define SQ_WAVE_STATUS__IN_BARRIER_MASK 0x1000 #define SQ_WAVE_STATUS__IN_BARRIER__SHIFT 0xc #define SQ_WAVE_STATUS__HALT_MASK 0x2000 #define SQ_WAVE_STATUS__HALT__SHIFT 0xd #define SQ_WAVE_STATUS__TRAP_MASK 0x4000 #define SQ_WAVE_STATUS__TRAP__SHIFT 0xe #define SQ_WAVE_STATUS__TTRACE_CU_EN_MASK 0x8000 #define SQ_WAVE_STATUS__TTRACE_CU_EN__SHIFT 0xf #define SQ_WAVE_STATUS__VALID_MASK 0x10000 #define SQ_WAVE_STATUS__VALID__SHIFT 0x10 #define SQ_WAVE_STATUS__ECC_ERR_MASK 0x20000 #define SQ_WAVE_STATUS__ECC_ERR__SHIFT 0x11 #define SQ_WAVE_STATUS__SKIP_EXPORT_MASK 0x40000 #define SQ_WAVE_STATUS__SKIP_EXPORT__SHIFT 0x12 #define SQ_WAVE_STATUS__PERF_EN_MASK 0x80000 #define SQ_WAVE_STATUS__PERF_EN__SHIFT 0x13 #define SQ_WAVE_STATUS__COND_DBG_USER_MASK 0x100000 #define SQ_WAVE_STATUS__COND_DBG_USER__SHIFT 0x14 #define SQ_WAVE_STATUS__COND_DBG_SYS_MASK 0x200000 #define SQ_WAVE_STATUS__COND_DBG_SYS__SHIFT 0x15 #define SQ_WAVE_STATUS__ALLOW_REPLAY_MASK 0x400000 #define SQ_WAVE_STATUS__ALLOW_REPLAY__SHIFT 0x16 #define SQ_WAVE_STATUS__INST_ATC_MASK 0x800000 #define SQ_WAVE_STATUS__INST_ATC__SHIFT 0x17 #define SQ_WAVE_STATUS__MUST_EXPORT_MASK 0x8000000 #define SQ_WAVE_STATUS__MUST_EXPORT__SHIFT 0x1b #define SQ_WAVE_MODE__FP_ROUND_MASK 0xf #define SQ_WAVE_MODE__FP_ROUND__SHIFT 0x0 #define SQ_WAVE_MODE__FP_DENORM_MASK 0xf0 #define SQ_WAVE_MODE__FP_DENORM__SHIFT 0x4 #define SQ_WAVE_MODE__DX10_CLAMP_MASK 0x100 #define SQ_WAVE_MODE__DX10_CLAMP__SHIFT 0x8 #define SQ_WAVE_MODE__IEEE_MASK 0x200 #define SQ_WAVE_MODE__IEEE__SHIFT 0x9 #define SQ_WAVE_MODE__LOD_CLAMPED_MASK 0x400 #define SQ_WAVE_MODE__LOD_CLAMPED__SHIFT 0xa #define SQ_WAVE_MODE__DEBUG_EN_MASK 0x800 #define SQ_WAVE_MODE__DEBUG_EN__SHIFT 0xb #define SQ_WAVE_MODE__EXCP_EN_MASK 0x1ff000 #define SQ_WAVE_MODE__EXCP_EN__SHIFT 0xc #define SQ_WAVE_MODE__GPR_IDX_EN_MASK 0x8000000 #define SQ_WAVE_MODE__GPR_IDX_EN__SHIFT 0x1b #define SQ_WAVE_MODE__VSKIP_MASK 0x10000000 #define SQ_WAVE_MODE__VSKIP__SHIFT 0x1c #define SQ_WAVE_MODE__CSP_MASK 0xe0000000 #define SQ_WAVE_MODE__CSP__SHIFT 0x1d #define SQ_WAVE_TRAPSTS__EXCP_MASK 0x1ff #define SQ_WAVE_TRAPSTS__EXCP__SHIFT 0x0 #define SQ_WAVE_TRAPSTS__SAVECTX_MASK 0x400 #define SQ_WAVE_TRAPSTS__SAVECTX__SHIFT 0xa #define SQ_WAVE_TRAPSTS__EXCP_CYCLE_MASK 0x3f0000 #define SQ_WAVE_TRAPSTS__EXCP_CYCLE__SHIFT 0x10 #define SQ_WAVE_TRAPSTS__DP_RATE_MASK 0xe0000000 #define SQ_WAVE_TRAPSTS__DP_RATE__SHIFT 0x1d #define SQ_WAVE_HW_ID__WAVE_ID_MASK 0xf #define SQ_WAVE_HW_ID__WAVE_ID__SHIFT 0x0 #define SQ_WAVE_HW_ID__SIMD_ID_MASK 0x30 #define SQ_WAVE_HW_ID__SIMD_ID__SHIFT 0x4 #define SQ_WAVE_HW_ID__PIPE_ID_MASK 0xc0 #define SQ_WAVE_HW_ID__PIPE_ID__SHIFT 0x6 #define SQ_WAVE_HW_ID__CU_ID_MASK 0xf00 #define SQ_WAVE_HW_ID__CU_ID__SHIFT 0x8 #define SQ_WAVE_HW_ID__SH_ID_MASK 0x1000 #define SQ_WAVE_HW_ID__SH_ID__SHIFT 0xc #define SQ_WAVE_HW_ID__SE_ID_MASK 0x6000 #define SQ_WAVE_HW_ID__SE_ID__SHIFT 0xd #define SQ_WAVE_HW_ID__TG_ID_MASK 0xf0000 #define SQ_WAVE_HW_ID__TG_ID__SHIFT 0x10 #define SQ_WAVE_HW_ID__VM_ID_MASK 0xf00000 #define SQ_WAVE_HW_ID__VM_ID__SHIFT 0x14 #define SQ_WAVE_HW_ID__QUEUE_ID_MASK 0x7000000 #define SQ_WAVE_HW_ID__QUEUE_ID__SHIFT 0x18 #define SQ_WAVE_HW_ID__STATE_ID_MASK 0x38000000 #define SQ_WAVE_HW_ID__STATE_ID__SHIFT 0x1b #define SQ_WAVE_HW_ID__ME_ID_MASK 0xc0000000 #define SQ_WAVE_HW_ID__ME_ID__SHIFT 0x1e #define SQ_WAVE_GPR_ALLOC__VGPR_BASE_MASK 0x3f #define SQ_WAVE_GPR_ALLOC__VGPR_BASE__SHIFT 0x0 #define SQ_WAVE_GPR_ALLOC__VGPR_SIZE_MASK 0x3f00 #define SQ_WAVE_GPR_ALLOC__VGPR_SIZE__SHIFT 0x8 #define SQ_WAVE_GPR_ALLOC__SGPR_BASE_MASK 0x3f0000 #define SQ_WAVE_GPR_ALLOC__SGPR_BASE__SHIFT 0x10 #define SQ_WAVE_GPR_ALLOC__SGPR_SIZE_MASK 0xf000000 #define SQ_WAVE_GPR_ALLOC__SGPR_SIZE__SHIFT 0x18 #define SQ_WAVE_LDS_ALLOC__LDS_BASE_MASK 0xff #define SQ_WAVE_LDS_ALLOC__LDS_BASE__SHIFT 0x0 #define SQ_WAVE_LDS_ALLOC__LDS_SIZE_MASK 0x1ff000 #define SQ_WAVE_LDS_ALLOC__LDS_SIZE__SHIFT 0xc #define SQ_WAVE_IB_STS__VM_CNT_MASK 0xf #define SQ_WAVE_IB_STS__VM_CNT__SHIFT 0x0 #define SQ_WAVE_IB_STS__EXP_CNT_MASK 0x70 #define SQ_WAVE_IB_STS__EXP_CNT__SHIFT 0x4 #define SQ_WAVE_IB_STS__LGKM_CNT_MASK 0xf00 #define SQ_WAVE_IB_STS__LGKM_CNT__SHIFT 0x8 #define SQ_WAVE_IB_STS__VALU_CNT_MASK 0x7000 #define SQ_WAVE_IB_STS__VALU_CNT__SHIFT 0xc #define SQ_WAVE_IB_STS__FIRST_REPLAY_MASK 0x8000 #define SQ_WAVE_IB_STS__FIRST_REPLAY__SHIFT 0xf #define SQ_WAVE_IB_STS__RCNT_MASK 0xf0000 #define SQ_WAVE_IB_STS__RCNT__SHIFT 0x10 #define SQ_WAVE_M0__M0_MASK 0xffffffff #define SQ_WAVE_M0__M0__SHIFT 0x0 #define SQ_WAVE_TBA_LO__ADDR_LO_MASK 0xffffffff #define SQ_WAVE_TBA_LO__ADDR_LO__SHIFT 0x0 #define SQ_WAVE_TBA_HI__ADDR_HI_MASK 0xff #define SQ_WAVE_TBA_HI__ADDR_HI__SHIFT 0x0 #define SQ_WAVE_TMA_LO__ADDR_LO_MASK 0xffffffff #define SQ_WAVE_TMA_LO__ADDR_LO__SHIFT 0x0 #define SQ_WAVE_TMA_HI__ADDR_HI_MASK 0xff #define SQ_WAVE_TMA_HI__ADDR_HI__SHIFT 0x0 #define SQ_WAVE_TTMP0__DATA_MASK 0xffffffff #define SQ_WAVE_TTMP0__DATA__SHIFT 0x0 #define SQ_WAVE_TTMP1__DATA_MASK 0xffffffff #define SQ_WAVE_TTMP1__DATA__SHIFT 0x0 #define SQ_WAVE_TTMP2__DATA_MASK 0xffffffff #define SQ_WAVE_TTMP2__DATA__SHIFT 0x0 #define SQ_WAVE_TTMP3__DATA_MASK 0xffffffff #define SQ_WAVE_TTMP3__DATA__SHIFT 0x0 #define SQ_WAVE_TTMP4__DATA_MASK 0xffffffff #define SQ_WAVE_TTMP4__DATA__SHIFT 0x0 #define SQ_WAVE_TTMP5__DATA_MASK 0xffffffff #define SQ_WAVE_TTMP5__DATA__SHIFT 0x0 #define SQ_WAVE_TTMP6__DATA_MASK 0xffffffff #define SQ_WAVE_TTMP6__DATA__SHIFT 0x0 #define SQ_WAVE_TTMP7__DATA_MASK 0xffffffff #define SQ_WAVE_TTMP7__DATA__SHIFT 0x0 #define SQ_WAVE_TTMP8__DATA_MASK 0xffffffff #define SQ_WAVE_TTMP8__DATA__SHIFT 0x0 #define SQ_WAVE_TTMP9__DATA_MASK 0xffffffff #define SQ_WAVE_TTMP9__DATA__SHIFT 0x0 #define SQ_WAVE_TTMP10__DATA_MASK 0xffffffff #define SQ_WAVE_TTMP10__DATA__SHIFT 0x0 #define SQ_WAVE_TTMP11__DATA_MASK 0xffffffff #define SQ_WAVE_TTMP11__DATA__SHIFT 0x0 #define SQ_DEBUG_STS_GLOBAL__BUSY_MASK 0x1 #define SQ_DEBUG_STS_GLOBAL__BUSY__SHIFT 0x0 #define SQ_DEBUG_STS_GLOBAL__INTERRUPT_MSG_BUSY_MASK 0x2 #define SQ_DEBUG_STS_GLOBAL__INTERRUPT_MSG_BUSY__SHIFT 0x1 #define SQ_DEBUG_STS_GLOBAL__WAVE_LEVEL_SH0_MASK 0xfff0 #define SQ_DEBUG_STS_GLOBAL__WAVE_LEVEL_SH0__SHIFT 0x4 #define SQ_DEBUG_STS_GLOBAL__WAVE_LEVEL_SH1_MASK 0xfff0000 #define SQ_DEBUG_STS_GLOBAL__WAVE_LEVEL_SH1__SHIFT 0x10 #define SQ_DEBUG_STS_GLOBAL2__FIFO_LEVEL_GFX0_MASK 0xff #define SQ_DEBUG_STS_GLOBAL2__FIFO_LEVEL_GFX0__SHIFT 0x0 #define SQ_DEBUG_STS_GLOBAL2__FIFO_LEVEL_GFX1_MASK 0xff00 #define SQ_DEBUG_STS_GLOBAL2__FIFO_LEVEL_GFX1__SHIFT 0x8 #define SQ_DEBUG_STS_GLOBAL2__FIFO_LEVEL_IMMED_MASK 0xff0000 #define SQ_DEBUG_STS_GLOBAL2__FIFO_LEVEL_IMMED__SHIFT 0x10 #define SQ_DEBUG_STS_GLOBAL2__FIFO_LEVEL_HOST_MASK 0xff000000 #define SQ_DEBUG_STS_GLOBAL2__FIFO_LEVEL_HOST__SHIFT 0x18 #define SQ_DEBUG_STS_GLOBAL3__FIFO_LEVEL_HOST_CMD_MASK 0xf #define SQ_DEBUG_STS_GLOBAL3__FIFO_LEVEL_HOST_CMD__SHIFT 0x0 #define SQ_DEBUG_STS_GLOBAL3__FIFO_LEVEL_HOST_REG_MASK 0x3f0 #define SQ_DEBUG_STS_GLOBAL3__FIFO_LEVEL_HOST_REG__SHIFT 0x4 #define SQ_DEBUG_STS_LOCAL__BUSY_MASK 0x1 #define SQ_DEBUG_STS_LOCAL__BUSY__SHIFT 0x0 #define SQ_DEBUG_STS_LOCAL__WAVE_LEVEL_MASK 0x3f0 #define SQ_DEBUG_STS_LOCAL__WAVE_LEVEL__SHIFT 0x4 #define SQ_DEBUG_CTRL_LOCAL__UNUSED_MASK 0xff #define SQ_DEBUG_CTRL_LOCAL__UNUSED__SHIFT 0x0 #define SH_MEM_BASES__PRIVATE_BASE_MASK 0xffff #define SH_MEM_BASES__PRIVATE_BASE__SHIFT 0x0 #define SH_MEM_BASES__SHARED_BASE_MASK 0xffff0000 #define SH_MEM_BASES__SHARED_BASE__SHIFT 0x10 #define SH_MEM_APE1_BASE__BASE_MASK 0xffffffff #define SH_MEM_APE1_BASE__BASE__SHIFT 0x0 #define SH_MEM_APE1_LIMIT__LIMIT_MASK 0xffffffff #define SH_MEM_APE1_LIMIT__LIMIT__SHIFT 0x0 #define SH_MEM_CONFIG__ADDRESS_MODE_MASK 0x3 #define SH_MEM_CONFIG__ADDRESS_MODE__SHIFT 0x0 #define SH_MEM_CONFIG__PRIVATE_ATC_MASK 0x4 #define SH_MEM_CONFIG__PRIVATE_ATC__SHIFT 0x2 #define SH_MEM_CONFIG__ALIGNMENT_MODE_MASK 0x18 #define SH_MEM_CONFIG__ALIGNMENT_MODE__SHIFT 0x3 #define SH_MEM_CONFIG__DEFAULT_MTYPE_MASK 0xe0 #define SH_MEM_CONFIG__DEFAULT_MTYPE__SHIFT 0x5 #define SH_MEM_CONFIG__APE1_MTYPE_MASK 0x700 #define SH_MEM_CONFIG__APE1_MTYPE__SHIFT 0x8 #define SH_MEM_CONFIG__APE1_ATC_MASK 0x800 #define SH_MEM_CONFIG__APE1_ATC__SHIFT 0xb #define SQ_THREAD_TRACE_WORD_CMN__TOKEN_TYPE_MASK 0xf #define SQ_THREAD_TRACE_WORD_CMN__TOKEN_TYPE__SHIFT 0x0 #define SQ_THREAD_TRACE_WORD_CMN__TIME_DELTA_MASK 0x10 #define SQ_THREAD_TRACE_WORD_CMN__TIME_DELTA__SHIFT 0x4 #define SQ_THREAD_TRACE_WORD_INST__TOKEN_TYPE_MASK 0xf #define SQ_THREAD_TRACE_WORD_INST__TOKEN_TYPE__SHIFT 0x0 #define SQ_THREAD_TRACE_WORD_INST__TIME_DELTA_MASK 0x10 #define SQ_THREAD_TRACE_WORD_INST__TIME_DELTA__SHIFT 0x4 #define SQ_THREAD_TRACE_WORD_INST__WAVE_ID_MASK 0x1e0 #define SQ_THREAD_TRACE_WORD_INST__WAVE_ID__SHIFT 0x5 #define SQ_THREAD_TRACE_WORD_INST__SIMD_ID_MASK 0x600 #define SQ_THREAD_TRACE_WORD_INST__SIMD_ID__SHIFT 0x9 #define SQ_THREAD_TRACE_WORD_INST__INST_TYPE_MASK 0xf800 #define SQ_THREAD_TRACE_WORD_INST__INST_TYPE__SHIFT 0xb #define SQ_THREAD_TRACE_WORD_INST_PC_1_OF_2__TOKEN_TYPE_MASK 0xf #define SQ_THREAD_TRACE_WORD_INST_PC_1_OF_2__TOKEN_TYPE__SHIFT 0x0 #define SQ_THREAD_TRACE_WORD_INST_PC_1_OF_2__TIME_DELTA_MASK 0x10 #define SQ_THREAD_TRACE_WORD_INST_PC_1_OF_2__TIME_DELTA__SHIFT 0x4 #define SQ_THREAD_TRACE_WORD_INST_PC_1_OF_2__WAVE_ID_MASK 0x1e0 #define SQ_THREAD_TRACE_WORD_INST_PC_1_OF_2__WAVE_ID__SHIFT 0x5 #define SQ_THREAD_TRACE_WORD_INST_PC_1_OF_2__SIMD_ID_MASK 0x600 #define SQ_THREAD_TRACE_WORD_INST_PC_1_OF_2__SIMD_ID__SHIFT 0x9 #define SQ_THREAD_TRACE_WORD_INST_PC_1_OF_2__PC_LO_MASK 0xffff0000 #define SQ_THREAD_TRACE_WORD_INST_PC_1_OF_2__PC_LO__SHIFT 0x10 #define SQ_THREAD_TRACE_WORD_INST_PC_2_OF_2__PC_HI_MASK 0xffffff #define SQ_THREAD_TRACE_WORD_INST_PC_2_OF_2__PC_HI__SHIFT 0x0 #define SQ_THREAD_TRACE_WORD_INST_USERDATA_1_OF_2__TOKEN_TYPE_MASK 0xf #define SQ_THREAD_TRACE_WORD_INST_USERDATA_1_OF_2__TOKEN_TYPE__SHIFT 0x0 #define SQ_THREAD_TRACE_WORD_INST_USERDATA_1_OF_2__TIME_DELTA_MASK 0x10 #define SQ_THREAD_TRACE_WORD_INST_USERDATA_1_OF_2__TIME_DELTA__SHIFT 0x4 #define SQ_THREAD_TRACE_WORD_INST_USERDATA_1_OF_2__SH_ID_MASK 0x20 #define SQ_THREAD_TRACE_WORD_INST_USERDATA_1_OF_2__SH_ID__SHIFT 0x5 #define SQ_THREAD_TRACE_WORD_INST_USERDATA_1_OF_2__CU_ID_MASK 0x3c0 #define SQ_THREAD_TRACE_WORD_INST_USERDATA_1_OF_2__CU_ID__SHIFT 0x6 #define SQ_THREAD_TRACE_WORD_INST_USERDATA_1_OF_2__WAVE_ID_MASK 0x3c00 #define SQ_THREAD_TRACE_WORD_INST_USERDATA_1_OF_2__WAVE_ID__SHIFT 0xa #define SQ_THREAD_TRACE_WORD_INST_USERDATA_1_OF_2__SIMD_ID_MASK 0xc000 #define SQ_THREAD_TRACE_WORD_INST_USERDATA_1_OF_2__SIMD_ID__SHIFT 0xe #define SQ_THREAD_TRACE_WORD_INST_USERDATA_1_OF_2__DATA_LO_MASK 0xffff0000 #define SQ_THREAD_TRACE_WORD_INST_USERDATA_1_OF_2__DATA_LO__SHIFT 0x10 #define SQ_THREAD_TRACE_WORD_INST_USERDATA_2_OF_2__DATA_HI_MASK 0xffff #define SQ_THREAD_TRACE_WORD_INST_USERDATA_2_OF_2__DATA_HI__SHIFT 0x0 #define SQ_THREAD_TRACE_WORD_TIMESTAMP_1_OF_2__TOKEN_TYPE_MASK 0xf #define SQ_THREAD_TRACE_WORD_TIMESTAMP_1_OF_2__TOKEN_TYPE__SHIFT 0x0 #define SQ_THREAD_TRACE_WORD_TIMESTAMP_1_OF_2__TIME_LO_MASK 0xffff0000 #define SQ_THREAD_TRACE_WORD_TIMESTAMP_1_OF_2__TIME_LO__SHIFT 0x10 #define SQ_THREAD_TRACE_WORD_TIMESTAMP_2_OF_2__TIME_HI_MASK 0xffffffff #define SQ_THREAD_TRACE_WORD_TIMESTAMP_2_OF_2__TIME_HI__SHIFT 0x0 #define SQ_THREAD_TRACE_WORD_WAVE__TOKEN_TYPE_MASK 0xf #define SQ_THREAD_TRACE_WORD_WAVE__TOKEN_TYPE__SHIFT 0x0 #define SQ_THREAD_TRACE_WORD_WAVE__TIME_DELTA_MASK 0x10 #define SQ_THREAD_TRACE_WORD_WAVE__TIME_DELTA__SHIFT 0x4 #define SQ_THREAD_TRACE_WORD_WAVE__SH_ID_MASK 0x20 #define SQ_THREAD_TRACE_WORD_WAVE__SH_ID__SHIFT 0x5 #define SQ_THREAD_TRACE_WORD_WAVE__CU_ID_MASK 0x3c0 #define SQ_THREAD_TRACE_WORD_WAVE__CU_ID__SHIFT 0x6 #define SQ_THREAD_TRACE_WORD_WAVE__WAVE_ID_MASK 0x3c00 #define SQ_THREAD_TRACE_WORD_WAVE__WAVE_ID__SHIFT 0xa #define SQ_THREAD_TRACE_WORD_WAVE__SIMD_ID_MASK 0xc000 #define SQ_THREAD_TRACE_WORD_WAVE__SIMD_ID__SHIFT 0xe #define SQ_THREAD_TRACE_WORD_MISC__TOKEN_TYPE_MASK 0xf #define SQ_THREAD_TRACE_WORD_MISC__TOKEN_TYPE__SHIFT 0x0 #define SQ_THREAD_TRACE_WORD_MISC__TIME_DELTA_MASK 0xff0 #define SQ_THREAD_TRACE_WORD_MISC__TIME_DELTA__SHIFT 0x4 #define SQ_THREAD_TRACE_WORD_MISC__SH_ID_MASK 0x1000 #define SQ_THREAD_TRACE_WORD_MISC__SH_ID__SHIFT 0xc #define SQ_THREAD_TRACE_WORD_MISC__MISC_TOKEN_TYPE_MASK 0xe000 #define SQ_THREAD_TRACE_WORD_MISC__MISC_TOKEN_TYPE__SHIFT 0xd #define SQ_THREAD_TRACE_WORD_WAVE_START__TOKEN_TYPE_MASK 0xf #define SQ_THREAD_TRACE_WORD_WAVE_START__TOKEN_TYPE__SHIFT 0x0 #define SQ_THREAD_TRACE_WORD_WAVE_START__TIME_DELTA_MASK 0x10 #define SQ_THREAD_TRACE_WORD_WAVE_START__TIME_DELTA__SHIFT 0x4 #define SQ_THREAD_TRACE_WORD_WAVE_START__SH_ID_MASK 0x20 #define SQ_THREAD_TRACE_WORD_WAVE_START__SH_ID__SHIFT 0x5 #define SQ_THREAD_TRACE_WORD_WAVE_START__CU_ID_MASK 0x3c0 #define SQ_THREAD_TRACE_WORD_WAVE_START__CU_ID__SHIFT 0x6 #define SQ_THREAD_TRACE_WORD_WAVE_START__WAVE_ID_MASK 0x3c00 #define SQ_THREAD_TRACE_WORD_WAVE_START__WAVE_ID__SHIFT 0xa #define SQ_THREAD_TRACE_WORD_WAVE_START__SIMD_ID_MASK 0xc000 #define SQ_THREAD_TRACE_WORD_WAVE_START__SIMD_ID__SHIFT 0xe #define SQ_THREAD_TRACE_WORD_WAVE_START__DISPATCHER_MASK 0x1f0000 #define SQ_THREAD_TRACE_WORD_WAVE_START__DISPATCHER__SHIFT 0x10 #define SQ_THREAD_TRACE_WORD_WAVE_START__VS_NO_ALLOC_OR_GROUPED_MASK 0x200000 #define SQ_THREAD_TRACE_WORD_WAVE_START__VS_NO_ALLOC_OR_GROUPED__SHIFT 0x15 #define SQ_THREAD_TRACE_WORD_WAVE_START__COUNT_MASK 0x1fc00000 #define SQ_THREAD_TRACE_WORD_WAVE_START__COUNT__SHIFT 0x16 #define SQ_THREAD_TRACE_WORD_WAVE_START__TG_ID_MASK 0xe0000000 #define SQ_THREAD_TRACE_WORD_WAVE_START__TG_ID__SHIFT 0x1d #define SQ_THREAD_TRACE_WORD_REG_1_OF_2__TOKEN_TYPE_MASK 0xf #define SQ_THREAD_TRACE_WORD_REG_1_OF_2__TOKEN_TYPE__SHIFT 0x0 #define SQ_THREAD_TRACE_WORD_REG_1_OF_2__TIME_DELTA_MASK 0x10 #define SQ_THREAD_TRACE_WORD_REG_1_OF_2__TIME_DELTA__SHIFT 0x4 #define SQ_THREAD_TRACE_WORD_REG_1_OF_2__PIPE_ID_MASK 0x60 #define SQ_THREAD_TRACE_WORD_REG_1_OF_2__PIPE_ID__SHIFT 0x5 #define SQ_THREAD_TRACE_WORD_REG_1_OF_2__ME_ID_MASK 0x180 #define SQ_THREAD_TRACE_WORD_REG_1_OF_2__ME_ID__SHIFT 0x7 #define SQ_THREAD_TRACE_WORD_REG_1_OF_2__REG_DROPPED_PREV_MASK 0x200 #define SQ_THREAD_TRACE_WORD_REG_1_OF_2__REG_DROPPED_PREV__SHIFT 0x9 #define SQ_THREAD_TRACE_WORD_REG_1_OF_2__REG_TYPE_MASK 0x1c00 #define SQ_THREAD_TRACE_WORD_REG_1_OF_2__REG_TYPE__SHIFT 0xa #define SQ_THREAD_TRACE_WORD_REG_1_OF_2__REG_PRIV_MASK 0x4000 #define SQ_THREAD_TRACE_WORD_REG_1_OF_2__REG_PRIV__SHIFT 0xe #define SQ_THREAD_TRACE_WORD_REG_1_OF_2__REG_OP_MASK 0x8000 #define SQ_THREAD_TRACE_WORD_REG_1_OF_2__REG_OP__SHIFT 0xf #define SQ_THREAD_TRACE_WORD_REG_1_OF_2__REG_ADDR_MASK 0xffff0000 #define SQ_THREAD_TRACE_WORD_REG_1_OF_2__REG_ADDR__SHIFT 0x10 #define SQ_THREAD_TRACE_WORD_REG_2_OF_2__DATA_MASK 0xffffffff #define SQ_THREAD_TRACE_WORD_REG_2_OF_2__DATA__SHIFT 0x0 #define SQ_THREAD_TRACE_WORD_REG_CS_1_OF_2__TOKEN_TYPE_MASK 0xf #define SQ_THREAD_TRACE_WORD_REG_CS_1_OF_2__TOKEN_TYPE__SHIFT 0x0 #define SQ_THREAD_TRACE_WORD_REG_CS_1_OF_2__TIME_DELTA_MASK 0x10 #define SQ_THREAD_TRACE_WORD_REG_CS_1_OF_2__TIME_DELTA__SHIFT 0x4 #define SQ_THREAD_TRACE_WORD_REG_CS_1_OF_2__PIPE_ID_MASK 0x60 #define SQ_THREAD_TRACE_WORD_REG_CS_1_OF_2__PIPE_ID__SHIFT 0x5 #define SQ_THREAD_TRACE_WORD_REG_CS_1_OF_2__ME_ID_MASK 0x180 #define SQ_THREAD_TRACE_WORD_REG_CS_1_OF_2__ME_ID__SHIFT 0x7 #define SQ_THREAD_TRACE_WORD_REG_CS_1_OF_2__REG_ADDR_MASK 0xfe00 #define SQ_THREAD_TRACE_WORD_REG_CS_1_OF_2__REG_ADDR__SHIFT 0x9 #define SQ_THREAD_TRACE_WORD_REG_CS_1_OF_2__DATA_LO_MASK 0xffff0000 #define SQ_THREAD_TRACE_WORD_REG_CS_1_OF_2__DATA_LO__SHIFT 0x10 #define SQ_THREAD_TRACE_WORD_REG_CS_2_OF_2__DATA_HI_MASK 0xffff #define SQ_THREAD_TRACE_WORD_REG_CS_2_OF_2__DATA_HI__SHIFT 0x0 #define SQ_THREAD_TRACE_WORD_EVENT__TOKEN_TYPE_MASK 0xf #define SQ_THREAD_TRACE_WORD_EVENT__TOKEN_TYPE__SHIFT 0x0 #define SQ_THREAD_TRACE_WORD_EVENT__TIME_DELTA_MASK 0x10 #define SQ_THREAD_TRACE_WORD_EVENT__TIME_DELTA__SHIFT 0x4 #define SQ_THREAD_TRACE_WORD_EVENT__SH_ID_MASK 0x20 #define SQ_THREAD_TRACE_WORD_EVENT__SH_ID__SHIFT 0x5 #define SQ_THREAD_TRACE_WORD_EVENT__STAGE_MASK 0x1c0 #define SQ_THREAD_TRACE_WORD_EVENT__STAGE__SHIFT 0x6 #define SQ_THREAD_TRACE_WORD_EVENT__EVENT_TYPE_MASK 0xfc00 #define SQ_THREAD_TRACE_WORD_EVENT__EVENT_TYPE__SHIFT 0xa #define SQ_THREAD_TRACE_WORD_ISSUE__TOKEN_TYPE_MASK 0xf #define SQ_THREAD_TRACE_WORD_ISSUE__TOKEN_TYPE__SHIFT 0x0 #define SQ_THREAD_TRACE_WORD_ISSUE__TIME_DELTA_MASK 0x10 #define SQ_THREAD_TRACE_WORD_ISSUE__TIME_DELTA__SHIFT 0x4 #define SQ_THREAD_TRACE_WORD_ISSUE__SIMD_ID_MASK 0x60 #define SQ_THREAD_TRACE_WORD_ISSUE__SIMD_ID__SHIFT 0x5 #define SQ_THREAD_TRACE_WORD_ISSUE__INST0_MASK 0x300 #define SQ_THREAD_TRACE_WORD_ISSUE__INST0__SHIFT 0x8 #define SQ_THREAD_TRACE_WORD_ISSUE__INST1_MASK 0xc00 #define SQ_THREAD_TRACE_WORD_ISSUE__INST1__SHIFT 0xa #define SQ_THREAD_TRACE_WORD_ISSUE__INST2_MASK 0x3000 #define SQ_THREAD_TRACE_WORD_ISSUE__INST2__SHIFT 0xc #define SQ_THREAD_TRACE_WORD_ISSUE__INST3_MASK 0xc000 #define SQ_THREAD_TRACE_WORD_ISSUE__INST3__SHIFT 0xe #define SQ_THREAD_TRACE_WORD_ISSUE__INST4_MASK 0x30000 #define SQ_THREAD_TRACE_WORD_ISSUE__INST4__SHIFT 0x10 #define SQ_THREAD_TRACE_WORD_ISSUE__INST5_MASK 0xc0000 #define SQ_THREAD_TRACE_WORD_ISSUE__INST5__SHIFT 0x12 #define SQ_THREAD_TRACE_WORD_ISSUE__INST6_MASK 0x300000 #define SQ_THREAD_TRACE_WORD_ISSUE__INST6__SHIFT 0x14 #define SQ_THREAD_TRACE_WORD_ISSUE__INST7_MASK 0xc00000 #define SQ_THREAD_TRACE_WORD_ISSUE__INST7__SHIFT 0x16 #define SQ_THREAD_TRACE_WORD_ISSUE__INST8_MASK 0x3000000 #define SQ_THREAD_TRACE_WORD_ISSUE__INST8__SHIFT 0x18 #define SQ_THREAD_TRACE_WORD_ISSUE__INST9_MASK 0xc000000 #define SQ_THREAD_TRACE_WORD_ISSUE__INST9__SHIFT 0x1a #define SQ_THREAD_TRACE_WORD_PERF_1_OF_2__TOKEN_TYPE_MASK 0xf #define SQ_THREAD_TRACE_WORD_PERF_1_OF_2__TOKEN_TYPE__SHIFT 0x0 #define SQ_THREAD_TRACE_WORD_PERF_1_OF_2__TIME_DELTA_MASK 0x10 #define SQ_THREAD_TRACE_WORD_PERF_1_OF_2__TIME_DELTA__SHIFT 0x4 #define SQ_THREAD_TRACE_WORD_PERF_1_OF_2__SH_ID_MASK 0x20 #define SQ_THREAD_TRACE_WORD_PERF_1_OF_2__SH_ID__SHIFT 0x5 #define SQ_THREAD_TRACE_WORD_PERF_1_OF_2__CU_ID_MASK 0x3c0 #define SQ_THREAD_TRACE_WORD_PERF_1_OF_2__CU_ID__SHIFT 0x6 #define SQ_THREAD_TRACE_WORD_PERF_1_OF_2__CNTR_BANK_MASK 0xc00 #define SQ_THREAD_TRACE_WORD_PERF_1_OF_2__CNTR_BANK__SHIFT 0xa #define SQ_THREAD_TRACE_WORD_PERF_1_OF_2__CNTR0_MASK 0x1fff000 #define SQ_THREAD_TRACE_WORD_PERF_1_OF_2__CNTR0__SHIFT 0xc #define SQ_THREAD_TRACE_WORD_PERF_1_OF_2__CNTR1_LO_MASK 0xfe000000 #define SQ_THREAD_TRACE_WORD_PERF_1_OF_2__CNTR1_LO__SHIFT 0x19 #define SQ_THREAD_TRACE_WORD_PERF_2_OF_2__CNTR1_HI_MASK 0x3f #define SQ_THREAD_TRACE_WORD_PERF_2_OF_2__CNTR1_HI__SHIFT 0x0 #define SQ_THREAD_TRACE_WORD_PERF_2_OF_2__CNTR2_MASK 0x7ffc0 #define SQ_THREAD_TRACE_WORD_PERF_2_OF_2__CNTR2__SHIFT 0x6 #define SQ_THREAD_TRACE_WORD_PERF_2_OF_2__CNTR3_MASK 0xfff80000 #define SQ_THREAD_TRACE_WORD_PERF_2_OF_2__CNTR3__SHIFT 0x13 #define SQ_WREXEC_EXEC_LO__ADDR_LO_MASK 0xffffffff #define SQ_WREXEC_EXEC_LO__ADDR_LO__SHIFT 0x0 #define SQ_WREXEC_EXEC_HI__ADDR_HI_MASK 0xffff #define SQ_WREXEC_EXEC_HI__ADDR_HI__SHIFT 0x0 #define SQ_WREXEC_EXEC_HI__FIRST_WAVE_MASK 0x4000000 #define SQ_WREXEC_EXEC_HI__FIRST_WAVE__SHIFT 0x1a #define SQ_WREXEC_EXEC_HI__ATC_MASK 0x8000000 #define SQ_WREXEC_EXEC_HI__ATC__SHIFT 0x1b #define SQ_WREXEC_EXEC_HI__MTYPE_MASK 0x70000000 #define SQ_WREXEC_EXEC_HI__MTYPE__SHIFT 0x1c #define SQ_WREXEC_EXEC_HI__MSB_MASK 0x80000000 #define SQ_WREXEC_EXEC_HI__MSB__SHIFT 0x1f #define SQC_GATCL1_CNTL__RESERVED_MASK 0x3ffff #define SQC_GATCL1_CNTL__RESERVED__SHIFT 0x0 #define SQC_GATCL1_CNTL__DCACHE_INVALIDATE_ALL_VMID_MASK 0x40000 #define SQC_GATCL1_CNTL__DCACHE_INVALIDATE_ALL_VMID__SHIFT 0x12 #define SQC_GATCL1_CNTL__DCACHE_FORCE_MISS_MASK 0x80000 #define SQC_GATCL1_CNTL__DCACHE_FORCE_MISS__SHIFT 0x13 #define SQC_GATCL1_CNTL__DCACHE_FORCE_IN_ORDER_MASK 0x100000 #define SQC_GATCL1_CNTL__DCACHE_FORCE_IN_ORDER__SHIFT 0x14 #define SQC_GATCL1_CNTL__DCACHE_REDUCE_FIFO_DEPTH_BY_2_MASK 0x600000 #define SQC_GATCL1_CNTL__DCACHE_REDUCE_FIFO_DEPTH_BY_2__SHIFT 0x15 #define SQC_GATCL1_CNTL__DCACHE_REDUCE_CACHE_SIZE_BY_2_MASK 0x1800000 #define SQC_GATCL1_CNTL__DCACHE_REDUCE_CACHE_SIZE_BY_2__SHIFT 0x17 #define SQC_GATCL1_CNTL__ICACHE_INVALIDATE_ALL_VMID_MASK 0x2000000 #define SQC_GATCL1_CNTL__ICACHE_INVALIDATE_ALL_VMID__SHIFT 0x19 #define SQC_GATCL1_CNTL__ICACHE_FORCE_MISS_MASK 0x4000000 #define SQC_GATCL1_CNTL__ICACHE_FORCE_MISS__SHIFT 0x1a #define SQC_GATCL1_CNTL__ICACHE_FORCE_IN_ORDER_MASK 0x8000000 #define SQC_GATCL1_CNTL__ICACHE_FORCE_IN_ORDER__SHIFT 0x1b #define SQC_GATCL1_CNTL__ICACHE_REDUCE_FIFO_DEPTH_BY_2_MASK 0x30000000 #define SQC_GATCL1_CNTL__ICACHE_REDUCE_FIFO_DEPTH_BY_2__SHIFT 0x1c #define SQC_GATCL1_CNTL__ICACHE_REDUCE_CACHE_SIZE_BY_2_MASK 0xc0000000 #define SQC_GATCL1_CNTL__ICACHE_REDUCE_CACHE_SIZE_BY_2__SHIFT 0x1e #define SQC_ATC_EDC_GATCL1_CNT__ICACHE_DATA_SEC_MASK 0xff #define SQC_ATC_EDC_GATCL1_CNT__ICACHE_DATA_SEC__SHIFT 0x0 #define SQC_ATC_EDC_GATCL1_CNT__DCACHE_DATA_SEC_MASK 0xff0000 #define SQC_ATC_EDC_GATCL1_CNT__DCACHE_DATA_SEC__SHIFT 0x10 #define SQ_INTERRUPT_WORD_CMN__SE_ID_MASK 0x3000000 #define SQ_INTERRUPT_WORD_CMN__SE_ID__SHIFT 0x18 #define SQ_INTERRUPT_WORD_CMN__ENCODING_MASK 0xc000000 #define SQ_INTERRUPT_WORD_CMN__ENCODING__SHIFT 0x1a #define SQ_INTERRUPT_WORD_AUTO__THREAD_TRACE_MASK 0x1 #define SQ_INTERRUPT_WORD_AUTO__THREAD_TRACE__SHIFT 0x0 #define SQ_INTERRUPT_WORD_AUTO__WLT_MASK 0x2 #define SQ_INTERRUPT_WORD_AUTO__WLT__SHIFT 0x1 #define SQ_INTERRUPT_WORD_AUTO__THREAD_TRACE_BUF_FULL_MASK 0x4 #define SQ_INTERRUPT_WORD_AUTO__THREAD_TRACE_BUF_FULL__SHIFT 0x2 #define SQ_INTERRUPT_WORD_AUTO__REG_TIMESTAMP_MASK 0x8 #define SQ_INTERRUPT_WORD_AUTO__REG_TIMESTAMP__SHIFT 0x3 #define SQ_INTERRUPT_WORD_AUTO__CMD_TIMESTAMP_MASK 0x10 #define SQ_INTERRUPT_WORD_AUTO__CMD_TIMESTAMP__SHIFT 0x4 #define SQ_INTERRUPT_WORD_AUTO__HOST_CMD_OVERFLOW_MASK 0x20 #define SQ_INTERRUPT_WORD_AUTO__HOST_CMD_OVERFLOW__SHIFT 0x5 #define SQ_INTERRUPT_WORD_AUTO__HOST_REG_OVERFLOW_MASK 0x40 #define SQ_INTERRUPT_WORD_AUTO__HOST_REG_OVERFLOW__SHIFT 0x6 #define SQ_INTERRUPT_WORD_AUTO__IMMED_OVERFLOW_MASK 0x80 #define SQ_INTERRUPT_WORD_AUTO__IMMED_OVERFLOW__SHIFT 0x7 #define SQ_INTERRUPT_WORD_AUTO__SE_ID_MASK 0x3000000 #define SQ_INTERRUPT_WORD_AUTO__SE_ID__SHIFT 0x18 #define SQ_INTERRUPT_WORD_AUTO__ENCODING_MASK 0xc000000 #define SQ_INTERRUPT_WORD_AUTO__ENCODING__SHIFT 0x1a #define SQ_INTERRUPT_WORD_WAVE__DATA_MASK 0xff #define SQ_INTERRUPT_WORD_WAVE__DATA__SHIFT 0x0 #define SQ_INTERRUPT_WORD_WAVE__SH_ID_MASK 0x100 #define SQ_INTERRUPT_WORD_WAVE__SH_ID__SHIFT 0x8 #define SQ_INTERRUPT_WORD_WAVE__PRIV_MASK 0x200 #define SQ_INTERRUPT_WORD_WAVE__PRIV__SHIFT 0x9 #define SQ_INTERRUPT_WORD_WAVE__VM_ID_MASK 0x3c00 #define SQ_INTERRUPT_WORD_WAVE__VM_ID__SHIFT 0xa #define SQ_INTERRUPT_WORD_WAVE__WAVE_ID_MASK 0x3c000 #define SQ_INTERRUPT_WORD_WAVE__WAVE_ID__SHIFT 0xe #define SQ_INTERRUPT_WORD_WAVE__SIMD_ID_MASK 0xc0000 #define SQ_INTERRUPT_WORD_WAVE__SIMD_ID__SHIFT 0x12 #define SQ_INTERRUPT_WORD_WAVE__CU_ID_MASK 0xf00000 #define SQ_INTERRUPT_WORD_WAVE__CU_ID__SHIFT 0x14 #define SQ_INTERRUPT_WORD_WAVE__SE_ID_MASK 0x3000000 #define SQ_INTERRUPT_WORD_WAVE__SE_ID__SHIFT 0x18 #define SQ_INTERRUPT_WORD_WAVE__ENCODING_MASK 0xc000000 #define SQ_INTERRUPT_WORD_WAVE__ENCODING__SHIFT 0x1a #define SQ_SOP2__SSRC0_MASK 0xff #define SQ_SOP2__SSRC0__SHIFT 0x0 #define SQ_SOP2__SSRC1_MASK 0xff00 #define SQ_SOP2__SSRC1__SHIFT 0x8 #define SQ_SOP2__SDST_MASK 0x7f0000 #define SQ_SOP2__SDST__SHIFT 0x10 #define SQ_SOP2__OP_MASK 0x3f800000 #define SQ_SOP2__OP__SHIFT 0x17 #define SQ_SOP2__ENCODING_MASK 0xc0000000 #define SQ_SOP2__ENCODING__SHIFT 0x1e #define SQ_VOP1__SRC0_MASK 0x1ff #define SQ_VOP1__SRC0__SHIFT 0x0 #define SQ_VOP1__OP_MASK 0x1fe00 #define SQ_VOP1__OP__SHIFT 0x9 #define SQ_VOP1__VDST_MASK 0x1fe0000 #define SQ_VOP1__VDST__SHIFT 0x11 #define SQ_VOP1__ENCODING_MASK 0xfe000000 #define SQ_VOP1__ENCODING__SHIFT 0x19 #define SQ_MTBUF_1__VADDR_MASK 0xff #define SQ_MTBUF_1__VADDR__SHIFT 0x0 #define SQ_MTBUF_1__VDATA_MASK 0xff00 #define SQ_MTBUF_1__VDATA__SHIFT 0x8 #define SQ_MTBUF_1__SRSRC_MASK 0x1f0000 #define SQ_MTBUF_1__SRSRC__SHIFT 0x10 #define SQ_MTBUF_1__SLC_MASK 0x400000 #define SQ_MTBUF_1__SLC__SHIFT 0x16 #define SQ_MTBUF_1__TFE_MASK 0x800000 #define SQ_MTBUF_1__TFE__SHIFT 0x17 #define SQ_MTBUF_1__SOFFSET_MASK 0xff000000 #define SQ_MTBUF_1__SOFFSET__SHIFT 0x18 #define SQ_EXP_1__VSRC0_MASK 0xff #define SQ_EXP_1__VSRC0__SHIFT 0x0 #define SQ_EXP_1__VSRC1_MASK 0xff00 #define SQ_EXP_1__VSRC1__SHIFT 0x8 #define SQ_EXP_1__VSRC2_MASK 0xff0000 #define SQ_EXP_1__VSRC2__SHIFT 0x10 #define SQ_EXP_1__VSRC3_MASK 0xff000000 #define SQ_EXP_1__VSRC3__SHIFT 0x18 #define SQ_MUBUF_1__VADDR_MASK 0xff #define SQ_MUBUF_1__VADDR__SHIFT 0x0 #define SQ_MUBUF_1__VDATA_MASK 0xff00 #define SQ_MUBUF_1__VDATA__SHIFT 0x8 #define SQ_MUBUF_1__SRSRC_MASK 0x1f0000 #define SQ_MUBUF_1__SRSRC__SHIFT 0x10 #define SQ_MUBUF_1__TFE_MASK 0x800000 #define SQ_MUBUF_1__TFE__SHIFT 0x17 #define SQ_MUBUF_1__SOFFSET_MASK 0xff000000 #define SQ_MUBUF_1__SOFFSET__SHIFT 0x18 #define SQ_SMEM_1__OFFSET_MASK 0xfffff #define SQ_SMEM_1__OFFSET__SHIFT 0x0 #define SQ_INST__ENCODING_MASK 0xffffffff #define SQ_INST__ENCODING__SHIFT 0x0 #define SQ_EXP_0__EN_MASK 0xf #define SQ_EXP_0__EN__SHIFT 0x0 #define SQ_EXP_0__TGT_MASK 0x3f0 #define SQ_EXP_0__TGT__SHIFT 0x4 #define SQ_EXP_0__COMPR_MASK 0x400 #define SQ_EXP_0__COMPR__SHIFT 0xa #define SQ_EXP_0__DONE_MASK 0x800 #define SQ_EXP_0__DONE__SHIFT 0xb #define SQ_EXP_0__VM_MASK 0x1000 #define SQ_EXP_0__VM__SHIFT 0xc #define SQ_EXP_0__ENCODING_MASK 0xfc000000 #define SQ_EXP_0__ENCODING__SHIFT 0x1a #define SQ_MUBUF_0__OFFSET_MASK 0xfff #define SQ_MUBUF_0__OFFSET__SHIFT 0x0 #define SQ_MUBUF_0__OFFEN_MASK 0x1000 #define SQ_MUBUF_0__OFFEN__SHIFT 0xc #define SQ_MUBUF_0__IDXEN_MASK 0x2000 #define SQ_MUBUF_0__IDXEN__SHIFT 0xd #define SQ_MUBUF_0__GLC_MASK 0x4000 #define SQ_MUBUF_0__GLC__SHIFT 0xe #define SQ_MUBUF_0__LDS_MASK 0x10000 #define SQ_MUBUF_0__LDS__SHIFT 0x10 #define SQ_MUBUF_0__SLC_MASK 0x20000 #define SQ_MUBUF_0__SLC__SHIFT 0x11 #define SQ_MUBUF_0__OP_MASK 0x1fc0000 #define SQ_MUBUF_0__OP__SHIFT 0x12 #define SQ_MUBUF_0__ENCODING_MASK 0xfc000000 #define SQ_MUBUF_0__ENCODING__SHIFT 0x1a #define SQ_VOP_SDWA__SRC0_MASK 0xff #define SQ_VOP_SDWA__SRC0__SHIFT 0x0 #define SQ_VOP_SDWA__DST_SEL_MASK 0x700 #define SQ_VOP_SDWA__DST_SEL__SHIFT 0x8 #define SQ_VOP_SDWA__DST_UNUSED_MASK 0x1800 #define SQ_VOP_SDWA__DST_UNUSED__SHIFT 0xb #define SQ_VOP_SDWA__CLAMP_MASK 0x2000 #define SQ_VOP_SDWA__CLAMP__SHIFT 0xd #define SQ_VOP_SDWA__SRC0_SEL_MASK 0x70000 #define SQ_VOP_SDWA__SRC0_SEL__SHIFT 0x10 #define SQ_VOP_SDWA__SRC0_SEXT_MASK 0x80000 #define SQ_VOP_SDWA__SRC0_SEXT__SHIFT 0x13 #define SQ_VOP_SDWA__SRC0_NEG_MASK 0x100000 #define SQ_VOP_SDWA__SRC0_NEG__SHIFT 0x14 #define SQ_VOP_SDWA__SRC0_ABS_MASK 0x200000 #define SQ_VOP_SDWA__SRC0_ABS__SHIFT 0x15 #define SQ_VOP_SDWA__SRC1_SEL_MASK 0x7000000 #define SQ_VOP_SDWA__SRC1_SEL__SHIFT 0x18 #define SQ_VOP_SDWA__SRC1_SEXT_MASK 0x8000000 #define SQ_VOP_SDWA__SRC1_SEXT__SHIFT 0x1b #define SQ_VOP_SDWA__SRC1_NEG_MASK 0x10000000 #define SQ_VOP_SDWA__SRC1_NEG__SHIFT 0x1c #define SQ_VOP_SDWA__SRC1_ABS_MASK 0x20000000 #define SQ_VOP_SDWA__SRC1_ABS__SHIFT 0x1d #define SQ_VOP3_0__VDST_MASK 0xff #define SQ_VOP3_0__VDST__SHIFT 0x0 #define SQ_VOP3_0__ABS_MASK 0x700 #define SQ_VOP3_0__ABS__SHIFT 0x8 #define SQ_VOP3_0__CLAMP_MASK 0x8000 #define SQ_VOP3_0__CLAMP__SHIFT 0xf #define SQ_VOP3_0__OP_MASK 0x3ff0000 #define SQ_VOP3_0__OP__SHIFT 0x10 #define SQ_VOP3_0__ENCODING_MASK 0xfc000000 #define SQ_VOP3_0__ENCODING__SHIFT 0x1a #define SQ_VOP2__SRC0_MASK 0x1ff #define SQ_VOP2__SRC0__SHIFT 0x0 #define SQ_VOP2__VSRC1_MASK 0x1fe00 #define SQ_VOP2__VSRC1__SHIFT 0x9 #define SQ_VOP2__VDST_MASK 0x1fe0000 #define SQ_VOP2__VDST__SHIFT 0x11 #define SQ_VOP2__OP_MASK 0x7e000000 #define SQ_VOP2__OP__SHIFT 0x19 #define SQ_VOP2__ENCODING_MASK 0x80000000 #define SQ_VOP2__ENCODING__SHIFT 0x1f #define SQ_MTBUF_0__OFFSET_MASK 0xfff #define SQ_MTBUF_0__OFFSET__SHIFT 0x0 #define SQ_MTBUF_0__OFFEN_MASK 0x1000 #define SQ_MTBUF_0__OFFEN__SHIFT 0xc #define SQ_MTBUF_0__IDXEN_MASK 0x2000 #define SQ_MTBUF_0__IDXEN__SHIFT 0xd #define SQ_MTBUF_0__GLC_MASK 0x4000 #define SQ_MTBUF_0__GLC__SHIFT 0xe #define SQ_MTBUF_0__OP_MASK 0x78000 #define SQ_MTBUF_0__OP__SHIFT 0xf #define SQ_MTBUF_0__DFMT_MASK 0x780000 #define SQ_MTBUF_0__DFMT__SHIFT 0x13 #define SQ_MTBUF_0__NFMT_MASK 0x3800000 #define SQ_MTBUF_0__NFMT__SHIFT 0x17 #define SQ_MTBUF_0__ENCODING_MASK 0xfc000000 #define SQ_MTBUF_0__ENCODING__SHIFT 0x1a #define SQ_SOPP__SIMM16_MASK 0xffff #define SQ_SOPP__SIMM16__SHIFT 0x0 #define SQ_SOPP__OP_MASK 0x7f0000 #define SQ_SOPP__OP__SHIFT 0x10 #define SQ_SOPP__ENCODING_MASK 0xff800000 #define SQ_SOPP__ENCODING__SHIFT 0x17 #define SQ_FLAT_0__GLC_MASK 0x10000 #define SQ_FLAT_0__GLC__SHIFT 0x10 #define SQ_FLAT_0__SLC_MASK 0x20000 #define SQ_FLAT_0__SLC__SHIFT 0x11 #define SQ_FLAT_0__OP_MASK 0x1fc0000 #define SQ_FLAT_0__OP__SHIFT 0x12 #define SQ_FLAT_0__ENCODING_MASK 0xfc000000 #define SQ_FLAT_0__ENCODING__SHIFT 0x1a #define SQ_VOP3_0_SDST_ENC__VDST_MASK 0xff #define SQ_VOP3_0_SDST_ENC__VDST__SHIFT 0x0 #define SQ_VOP3_0_SDST_ENC__SDST_MASK 0x7f00 #define SQ_VOP3_0_SDST_ENC__SDST__SHIFT 0x8 #define SQ_VOP3_0_SDST_ENC__CLAMP_MASK 0x8000 #define SQ_VOP3_0_SDST_ENC__CLAMP__SHIFT 0xf #define SQ_VOP3_0_SDST_ENC__OP_MASK 0x3ff0000 #define SQ_VOP3_0_SDST_ENC__OP__SHIFT 0x10 #define SQ_VOP3_0_SDST_ENC__ENCODING_MASK 0xfc000000 #define SQ_VOP3_0_SDST_ENC__ENCODING__SHIFT 0x1a #define SQ_MIMG_1__VADDR_MASK 0xff #define SQ_MIMG_1__VADDR__SHIFT 0x0 #define SQ_MIMG_1__VDATA_MASK 0xff00 #define SQ_MIMG_1__VDATA__SHIFT 0x8 #define SQ_MIMG_1__SRSRC_MASK 0x1f0000 #define SQ_MIMG_1__SRSRC__SHIFT 0x10 #define SQ_MIMG_1__SSAMP_MASK 0x3e00000 #define SQ_MIMG_1__SSAMP__SHIFT 0x15 #define SQ_MIMG_1__D16_MASK 0x80000000 #define SQ_MIMG_1__D16__SHIFT 0x1f #define SQ_SOP1__SSRC0_MASK 0xff #define SQ_SOP1__SSRC0__SHIFT 0x0 #define SQ_SOP1__OP_MASK 0xff00 #define SQ_SOP1__OP__SHIFT 0x8 #define SQ_SOP1__SDST_MASK 0x7f0000 #define SQ_SOP1__SDST__SHIFT 0x10 #define SQ_SOP1__ENCODING_MASK 0xff800000 #define SQ_SOP1__ENCODING__SHIFT 0x17 #define SQ_SOPC__SSRC0_MASK 0xff #define SQ_SOPC__SSRC0__SHIFT 0x0 #define SQ_SOPC__SSRC1_MASK 0xff00 #define SQ_SOPC__SSRC1__SHIFT 0x8 #define SQ_SOPC__OP_MASK 0x7f0000 #define SQ_SOPC__OP__SHIFT 0x10 #define SQ_SOPC__ENCODING_MASK 0xff800000 #define SQ_SOPC__ENCODING__SHIFT 0x17 #define SQ_FLAT_1__ADDR_MASK 0xff #define SQ_FLAT_1__ADDR__SHIFT 0x0 #define SQ_FLAT_1__DATA_MASK 0xff00 #define SQ_FLAT_1__DATA__SHIFT 0x8 #define SQ_FLAT_1__TFE_MASK 0x800000 #define SQ_FLAT_1__TFE__SHIFT 0x17 #define SQ_FLAT_1__VDST_MASK 0xff000000 #define SQ_FLAT_1__VDST__SHIFT 0x18 #define SQ_DS_1__ADDR_MASK 0xff #define SQ_DS_1__ADDR__SHIFT 0x0 #define SQ_DS_1__DATA0_MASK 0xff00 #define SQ_DS_1__DATA0__SHIFT 0x8 #define SQ_DS_1__DATA1_MASK 0xff0000 #define SQ_DS_1__DATA1__SHIFT 0x10 #define SQ_DS_1__VDST_MASK 0xff000000 #define SQ_DS_1__VDST__SHIFT 0x18 #define SQ_VOP3_1__SRC0_MASK 0x1ff #define SQ_VOP3_1__SRC0__SHIFT 0x0 #define SQ_VOP3_1__SRC1_MASK 0x3fe00 #define SQ_VOP3_1__SRC1__SHIFT 0x9 #define SQ_VOP3_1__SRC2_MASK 0x7fc0000 #define SQ_VOP3_1__SRC2__SHIFT 0x12 #define SQ_VOP3_1__OMOD_MASK 0x18000000 #define SQ_VOP3_1__OMOD__SHIFT 0x1b #define SQ_VOP3_1__NEG_MASK 0xe0000000 #define SQ_VOP3_1__NEG__SHIFT 0x1d #define SQ_SMEM_0__SBASE_MASK 0x3f #define SQ_SMEM_0__SBASE__SHIFT 0x0 #define SQ_SMEM_0__SDATA_MASK 0x1fc0 #define SQ_SMEM_0__SDATA__SHIFT 0x6 #define SQ_SMEM_0__GLC_MASK 0x10000 #define SQ_SMEM_0__GLC__SHIFT 0x10 #define SQ_SMEM_0__IMM_MASK 0x20000 #define SQ_SMEM_0__IMM__SHIFT 0x11 #define SQ_SMEM_0__OP_MASK 0x3fc0000 #define SQ_SMEM_0__OP__SHIFT 0x12 #define SQ_SMEM_0__ENCODING_MASK 0xfc000000 #define SQ_SMEM_0__ENCODING__SHIFT 0x1a #define SQ_MIMG_0__DMASK_MASK 0xf00 #define SQ_MIMG_0__DMASK__SHIFT 0x8 #define SQ_MIMG_0__UNORM_MASK 0x1000 #define SQ_MIMG_0__UNORM__SHIFT 0xc #define SQ_MIMG_0__GLC_MASK 0x2000 #define SQ_MIMG_0__GLC__SHIFT 0xd #define SQ_MIMG_0__DA_MASK 0x4000 #define SQ_MIMG_0__DA__SHIFT 0xe #define SQ_MIMG_0__R128_MASK 0x8000 #define SQ_MIMG_0__R128__SHIFT 0xf #define SQ_MIMG_0__TFE_MASK 0x10000 #define SQ_MIMG_0__TFE__SHIFT 0x10 #define SQ_MIMG_0__LWE_MASK 0x20000 #define SQ_MIMG_0__LWE__SHIFT 0x11 #define SQ_MIMG_0__OP_MASK 0x1fc0000 #define SQ_MIMG_0__OP__SHIFT 0x12 #define SQ_MIMG_0__SLC_MASK 0x2000000 #define SQ_MIMG_0__SLC__SHIFT 0x19 #define SQ_MIMG_0__ENCODING_MASK 0xfc000000 #define SQ_MIMG_0__ENCODING__SHIFT 0x1a #define SQ_SOPK__SIMM16_MASK 0xffff #define SQ_SOPK__SIMM16__SHIFT 0x0 #define SQ_SOPK__SDST_MASK 0x7f0000 #define SQ_SOPK__SDST__SHIFT 0x10 #define SQ_SOPK__OP_MASK 0xf800000 #define SQ_SOPK__OP__SHIFT 0x17 #define SQ_SOPK__ENCODING_MASK 0xf0000000 #define SQ_SOPK__ENCODING__SHIFT 0x1c #define SQ_DS_0__OFFSET0_MASK 0xff #define SQ_DS_0__OFFSET0__SHIFT 0x0 #define SQ_DS_0__OFFSET1_MASK 0xff00 #define SQ_DS_0__OFFSET1__SHIFT 0x8 #define SQ_DS_0__GDS_MASK 0x10000 #define SQ_DS_0__GDS__SHIFT 0x10 #define SQ_DS_0__OP_MASK 0x1fe0000 #define SQ_DS_0__OP__SHIFT 0x11 #define SQ_DS_0__ENCODING_MASK 0xfc000000 #define SQ_DS_0__ENCODING__SHIFT 0x1a #define SQ_VOP_DPP__SRC0_MASK 0xff #define SQ_VOP_DPP__SRC0__SHIFT 0x0 #define SQ_VOP_DPP__DPP_CTRL_MASK 0x1ff00 #define SQ_VOP_DPP__DPP_CTRL__SHIFT 0x8 #define SQ_VOP_DPP__BOUND_CTRL_MASK 0x80000 #define SQ_VOP_DPP__BOUND_CTRL__SHIFT 0x13 #define SQ_VOP_DPP__SRC0_NEG_MASK 0x100000 #define SQ_VOP_DPP__SRC0_NEG__SHIFT 0x14 #define SQ_VOP_DPP__SRC0_ABS_MASK 0x200000 #define SQ_VOP_DPP__SRC0_ABS__SHIFT 0x15 #define SQ_VOP_DPP__SRC1_NEG_MASK 0x400000 #define SQ_VOP_DPP__SRC1_NEG__SHIFT 0x16 #define SQ_VOP_DPP__SRC1_ABS_MASK 0x800000 #define SQ_VOP_DPP__SRC1_ABS__SHIFT 0x17 #define SQ_VOP_DPP__BANK_MASK_MASK 0xf000000 #define SQ_VOP_DPP__BANK_MASK__SHIFT 0x18 #define SQ_VOP_DPP__ROW_MASK_MASK 0xf0000000 #define SQ_VOP_DPP__ROW_MASK__SHIFT 0x1c #define SQ_VOPC__SRC0_MASK 0x1ff #define SQ_VOPC__SRC0__SHIFT 0x0 #define SQ_VOPC__VSRC1_MASK 0x1fe00 #define SQ_VOPC__VSRC1__SHIFT 0x9 #define SQ_VOPC__OP_MASK 0x1fe0000 #define SQ_VOPC__OP__SHIFT 0x11 #define SQ_VOPC__ENCODING_MASK 0xfe000000 #define SQ_VOPC__ENCODING__SHIFT 0x19 #define SQ_VINTRP__VSRC_MASK 0xff #define SQ_VINTRP__VSRC__SHIFT 0x0 #define SQ_VINTRP__ATTRCHAN_MASK 0x300 #define SQ_VINTRP__ATTRCHAN__SHIFT 0x8 #define SQ_VINTRP__ATTR_MASK 0xfc00 #define SQ_VINTRP__ATTR__SHIFT 0xa #define SQ_VINTRP__OP_MASK 0x30000 #define SQ_VINTRP__OP__SHIFT 0x10 #define SQ_VINTRP__VDST_MASK 0x3fc0000 #define SQ_VINTRP__VDST__SHIFT 0x12 #define SQ_VINTRP__ENCODING_MASK 0xfc000000 #define SQ_VINTRP__ENCODING__SHIFT 0x1a #define CGTT_SX_CLK_CTRL0__ON_DELAY_MASK 0xf #define CGTT_SX_CLK_CTRL0__ON_DELAY__SHIFT 0x0 #define CGTT_SX_CLK_CTRL0__OFF_HYSTERESIS_MASK 0xff0 #define CGTT_SX_CLK_CTRL0__OFF_HYSTERESIS__SHIFT 0x4 #define CGTT_SX_CLK_CTRL0__RESERVED_MASK 0xfff000 #define CGTT_SX_CLK_CTRL0__RESERVED__SHIFT 0xc #define CGTT_SX_CLK_CTRL0__SOFT_OVERRIDE7_MASK 0x1000000 #define CGTT_SX_CLK_CTRL0__SOFT_OVERRIDE7__SHIFT 0x18 #define CGTT_SX_CLK_CTRL0__SOFT_OVERRIDE6_MASK 0x2000000 #define CGTT_SX_CLK_CTRL0__SOFT_OVERRIDE6__SHIFT 0x19 #define CGTT_SX_CLK_CTRL0__SOFT_OVERRIDE5_MASK 0x4000000 #define CGTT_SX_CLK_CTRL0__SOFT_OVERRIDE5__SHIFT 0x1a #define CGTT_SX_CLK_CTRL0__SOFT_OVERRIDE4_MASK 0x8000000 #define CGTT_SX_CLK_CTRL0__SOFT_OVERRIDE4__SHIFT 0x1b #define CGTT_SX_CLK_CTRL0__SOFT_OVERRIDE3_MASK 0x10000000 #define CGTT_SX_CLK_CTRL0__SOFT_OVERRIDE3__SHIFT 0x1c #define CGTT_SX_CLK_CTRL0__SOFT_OVERRIDE2_MASK 0x20000000 #define CGTT_SX_CLK_CTRL0__SOFT_OVERRIDE2__SHIFT 0x1d #define CGTT_SX_CLK_CTRL0__SOFT_OVERRIDE1_MASK 0x40000000 #define CGTT_SX_CLK_CTRL0__SOFT_OVERRIDE1__SHIFT 0x1e #define CGTT_SX_CLK_CTRL0__SOFT_OVERRIDE0_MASK 0x80000000 #define CGTT_SX_CLK_CTRL0__SOFT_OVERRIDE0__SHIFT 0x1f #define CGTT_SX_CLK_CTRL1__ON_DELAY_MASK 0xf #define CGTT_SX_CLK_CTRL1__ON_DELAY__SHIFT 0x0 #define CGTT_SX_CLK_CTRL1__OFF_HYSTERESIS_MASK 0xff0 #define CGTT_SX_CLK_CTRL1__OFF_HYSTERESIS__SHIFT 0x4 #define CGTT_SX_CLK_CTRL1__RESERVED_MASK 0xfff000 #define CGTT_SX_CLK_CTRL1__RESERVED__SHIFT 0xc #define CGTT_SX_CLK_CTRL1__SOFT_OVERRIDE7_MASK 0x1000000 #define CGTT_SX_CLK_CTRL1__SOFT_OVERRIDE7__SHIFT 0x18 #define CGTT_SX_CLK_CTRL1__SOFT_OVERRIDE6_MASK 0x2000000 #define CGTT_SX_CLK_CTRL1__SOFT_OVERRIDE6__SHIFT 0x19 #define CGTT_SX_CLK_CTRL1__SOFT_OVERRIDE5_MASK 0x4000000 #define CGTT_SX_CLK_CTRL1__SOFT_OVERRIDE5__SHIFT 0x1a #define CGTT_SX_CLK_CTRL1__SOFT_OVERRIDE4_MASK 0x8000000 #define CGTT_SX_CLK_CTRL1__SOFT_OVERRIDE4__SHIFT 0x1b #define CGTT_SX_CLK_CTRL1__SOFT_OVERRIDE3_MASK 0x10000000 #define CGTT_SX_CLK_CTRL1__SOFT_OVERRIDE3__SHIFT 0x1c #define CGTT_SX_CLK_CTRL1__SOFT_OVERRIDE2_MASK 0x20000000 #define CGTT_SX_CLK_CTRL1__SOFT_OVERRIDE2__SHIFT 0x1d #define CGTT_SX_CLK_CTRL1__SOFT_OVERRIDE1_MASK 0x40000000 #define CGTT_SX_CLK_CTRL1__SOFT_OVERRIDE1__SHIFT 0x1e #define CGTT_SX_CLK_CTRL1__SOFT_OVERRIDE0_MASK 0x80000000 #define CGTT_SX_CLK_CTRL1__SOFT_OVERRIDE0__SHIFT 0x1f #define CGTT_SX_CLK_CTRL2__ON_DELAY_MASK 0xf #define CGTT_SX_CLK_CTRL2__ON_DELAY__SHIFT 0x0 #define CGTT_SX_CLK_CTRL2__OFF_HYSTERESIS_MASK 0xff0 #define CGTT_SX_CLK_CTRL2__OFF_HYSTERESIS__SHIFT 0x4 #define CGTT_SX_CLK_CTRL2__RESERVED_MASK 0xfff000 #define CGTT_SX_CLK_CTRL2__RESERVED__SHIFT 0xc #define CGTT_SX_CLK_CTRL2__SOFT_OVERRIDE7_MASK 0x1000000 #define CGTT_SX_CLK_CTRL2__SOFT_OVERRIDE7__SHIFT 0x18 #define CGTT_SX_CLK_CTRL2__SOFT_OVERRIDE6_MASK 0x2000000 #define CGTT_SX_CLK_CTRL2__SOFT_OVERRIDE6__SHIFT 0x19 #define CGTT_SX_CLK_CTRL2__SOFT_OVERRIDE5_MASK 0x4000000 #define CGTT_SX_CLK_CTRL2__SOFT_OVERRIDE5__SHIFT 0x1a #define CGTT_SX_CLK_CTRL2__SOFT_OVERRIDE4_MASK 0x8000000 #define CGTT_SX_CLK_CTRL2__SOFT_OVERRIDE4__SHIFT 0x1b #define CGTT_SX_CLK_CTRL2__SOFT_OVERRIDE3_MASK 0x10000000 #define CGTT_SX_CLK_CTRL2__SOFT_OVERRIDE3__SHIFT 0x1c #define CGTT_SX_CLK_CTRL2__SOFT_OVERRIDE2_MASK 0x20000000 #define CGTT_SX_CLK_CTRL2__SOFT_OVERRIDE2__SHIFT 0x1d #define CGTT_SX_CLK_CTRL2__SOFT_OVERRIDE1_MASK 0x40000000 #define CGTT_SX_CLK_CTRL2__SOFT_OVERRIDE1__SHIFT 0x1e #define CGTT_SX_CLK_CTRL2__SOFT_OVERRIDE0_MASK 0x80000000 #define CGTT_SX_CLK_CTRL2__SOFT_OVERRIDE0__SHIFT 0x1f #define CGTT_SX_CLK_CTRL3__ON_DELAY_MASK 0xf #define CGTT_SX_CLK_CTRL3__ON_DELAY__SHIFT 0x0 #define CGTT_SX_CLK_CTRL3__OFF_HYSTERESIS_MASK 0xff0 #define CGTT_SX_CLK_CTRL3__OFF_HYSTERESIS__SHIFT 0x4 #define CGTT_SX_CLK_CTRL3__RESERVED_MASK 0xfff000 #define CGTT_SX_CLK_CTRL3__RESERVED__SHIFT 0xc #define CGTT_SX_CLK_CTRL3__SOFT_OVERRIDE7_MASK 0x1000000 #define CGTT_SX_CLK_CTRL3__SOFT_OVERRIDE7__SHIFT 0x18 #define CGTT_SX_CLK_CTRL3__SOFT_OVERRIDE6_MASK 0x2000000 #define CGTT_SX_CLK_CTRL3__SOFT_OVERRIDE6__SHIFT 0x19 #define CGTT_SX_CLK_CTRL3__SOFT_OVERRIDE5_MASK 0x4000000 #define CGTT_SX_CLK_CTRL3__SOFT_OVERRIDE5__SHIFT 0x1a #define CGTT_SX_CLK_CTRL3__SOFT_OVERRIDE4_MASK 0x8000000 #define CGTT_SX_CLK_CTRL3__SOFT_OVERRIDE4__SHIFT 0x1b #define CGTT_SX_CLK_CTRL3__SOFT_OVERRIDE3_MASK 0x10000000 #define CGTT_SX_CLK_CTRL3__SOFT_OVERRIDE3__SHIFT 0x1c #define CGTT_SX_CLK_CTRL3__SOFT_OVERRIDE2_MASK 0x20000000 #define CGTT_SX_CLK_CTRL3__SOFT_OVERRIDE2__SHIFT 0x1d #define CGTT_SX_CLK_CTRL3__SOFT_OVERRIDE1_MASK 0x40000000 #define CGTT_SX_CLK_CTRL3__SOFT_OVERRIDE1__SHIFT 0x1e #define CGTT_SX_CLK_CTRL3__SOFT_OVERRIDE0_MASK 0x80000000 #define CGTT_SX_CLK_CTRL3__SOFT_OVERRIDE0__SHIFT 0x1f #define CGTT_SX_CLK_CTRL4__ON_DELAY_MASK 0xf #define CGTT_SX_CLK_CTRL4__ON_DELAY__SHIFT 0x0 #define CGTT_SX_CLK_CTRL4__OFF_HYSTERESIS_MASK 0xff0 #define CGTT_SX_CLK_CTRL4__OFF_HYSTERESIS__SHIFT 0x4 #define CGTT_SX_CLK_CTRL4__RESERVED_MASK 0xfff000 #define CGTT_SX_CLK_CTRL4__RESERVED__SHIFT 0xc #define CGTT_SX_CLK_CTRL4__SOFT_OVERRIDE7_MASK 0x1000000 #define CGTT_SX_CLK_CTRL4__SOFT_OVERRIDE7__SHIFT 0x18 #define CGTT_SX_CLK_CTRL4__SOFT_OVERRIDE6_MASK 0x2000000 #define CGTT_SX_CLK_CTRL4__SOFT_OVERRIDE6__SHIFT 0x19 #define CGTT_SX_CLK_CTRL4__SOFT_OVERRIDE5_MASK 0x4000000 #define CGTT_SX_CLK_CTRL4__SOFT_OVERRIDE5__SHIFT 0x1a #define CGTT_SX_CLK_CTRL4__SOFT_OVERRIDE4_MASK 0x8000000 #define CGTT_SX_CLK_CTRL4__SOFT_OVERRIDE4__SHIFT 0x1b #define CGTT_SX_CLK_CTRL4__SOFT_OVERRIDE3_MASK 0x10000000 #define CGTT_SX_CLK_CTRL4__SOFT_OVERRIDE3__SHIFT 0x1c #define CGTT_SX_CLK_CTRL4__SOFT_OVERRIDE2_MASK 0x20000000 #define CGTT_SX_CLK_CTRL4__SOFT_OVERRIDE2__SHIFT 0x1d #define CGTT_SX_CLK_CTRL4__SOFT_OVERRIDE1_MASK 0x40000000 #define CGTT_SX_CLK_CTRL4__SOFT_OVERRIDE1__SHIFT 0x1e #define CGTT_SX_CLK_CTRL4__SOFT_OVERRIDE0_MASK 0x80000000 #define CGTT_SX_CLK_CTRL4__SOFT_OVERRIDE0__SHIFT 0x1f #define SX_DEBUG_BUSY__POS_FREE_OR_VALIDS_MASK 0x1 #define SX_DEBUG_BUSY__POS_FREE_OR_VALIDS__SHIFT 0x0 #define SX_DEBUG_BUSY__POS_REQUESTER_BUSY_MASK 0x2 #define SX_DEBUG_BUSY__POS_REQUESTER_BUSY__SHIFT 0x1 #define SX_DEBUG_BUSY__PA_SX_BUSY_MASK 0x4 #define SX_DEBUG_BUSY__PA_SX_BUSY__SHIFT 0x2 #define SX_DEBUG_BUSY__POS_SCBD_BUSY_MASK 0x8 #define SX_DEBUG_BUSY__POS_SCBD_BUSY__SHIFT 0x3 #define SX_DEBUG_BUSY__POS_BANK3VAL3_BUSY_MASK 0x10 #define SX_DEBUG_BUSY__POS_BANK3VAL3_BUSY__SHIFT 0x4 #define SX_DEBUG_BUSY__POS_BANK3VAL2_BUSY_MASK 0x20 #define SX_DEBUG_BUSY__POS_BANK3VAL2_BUSY__SHIFT 0x5 #define SX_DEBUG_BUSY__POS_BANK3VAL1_BUSY_MASK 0x40 #define SX_DEBUG_BUSY__POS_BANK3VAL1_BUSY__SHIFT 0x6 #define SX_DEBUG_BUSY__POS_BANK3VAL0_BUSY_MASK 0x80 #define SX_DEBUG_BUSY__POS_BANK3VAL0_BUSY__SHIFT 0x7 #define SX_DEBUG_BUSY__POS_BANK2VAL3_BUSY_MASK 0x100 #define SX_DEBUG_BUSY__POS_BANK2VAL3_BUSY__SHIFT 0x8 #define SX_DEBUG_BUSY__POS_BANK2VAL2_BUSY_MASK 0x200 #define SX_DEBUG_BUSY__POS_BANK2VAL2_BUSY__SHIFT 0x9 #define SX_DEBUG_BUSY__POS_BANK2VAL1_BUSY_MASK 0x400 #define SX_DEBUG_BUSY__POS_BANK2VAL1_BUSY__SHIFT 0xa #define SX_DEBUG_BUSY__POS_BANK2VAL0_BUSY_MASK 0x800 #define SX_DEBUG_BUSY__POS_BANK2VAL0_BUSY__SHIFT 0xb #define SX_DEBUG_BUSY__POS_BANK1VAL3_BUSY_MASK 0x1000 #define SX_DEBUG_BUSY__POS_BANK1VAL3_BUSY__SHIFT 0xc #define SX_DEBUG_BUSY__POS_BANK1VAL2_BUSY_MASK 0x2000 #define SX_DEBUG_BUSY__POS_BANK1VAL2_BUSY__SHIFT 0xd #define SX_DEBUG_BUSY__POS_BANK1VAL1_BUSY_MASK 0x4000 #define SX_DEBUG_BUSY__POS_BANK1VAL1_BUSY__SHIFT 0xe #define SX_DEBUG_BUSY__POS_BANK1VAL0_BUSY_MASK 0x8000 #define SX_DEBUG_BUSY__POS_BANK1VAL0_BUSY__SHIFT 0xf #define SX_DEBUG_BUSY__POS_BANK0VAL3_BUSY_MASK 0x10000 #define SX_DEBUG_BUSY__POS_BANK0VAL3_BUSY__SHIFT 0x10 #define SX_DEBUG_BUSY__POS_BANK0VAL2_BUSY_MASK 0x20000 #define SX_DEBUG_BUSY__POS_BANK0VAL2_BUSY__SHIFT 0x11 #define SX_DEBUG_BUSY__POS_BANK0VAL1_BUSY_MASK 0x40000 #define SX_DEBUG_BUSY__POS_BANK0VAL1_BUSY__SHIFT 0x12 #define SX_DEBUG_BUSY__POS_BANK0VAL0_BUSY_MASK 0x80000 #define SX_DEBUG_BUSY__POS_BANK0VAL0_BUSY__SHIFT 0x13 #define SX_DEBUG_BUSY__POS_INMUX_VALID_MASK 0x100000 #define SX_DEBUG_BUSY__POS_INMUX_VALID__SHIFT 0x14 #define SX_DEBUG_BUSY__WRCTRL1_VALIDQ3_MASK 0x200000 #define SX_DEBUG_BUSY__WRCTRL1_VALIDQ3__SHIFT 0x15 #define SX_DEBUG_BUSY__WRCTRL1_VALIDQ2_MASK 0x400000 #define SX_DEBUG_BUSY__WRCTRL1_VALIDQ2__SHIFT 0x16 #define SX_DEBUG_BUSY__WRCTRL1_VALIDQ1_MASK 0x800000 #define SX_DEBUG_BUSY__WRCTRL1_VALIDQ1__SHIFT 0x17 #define SX_DEBUG_BUSY__WRCTRL0_VALIDQ3_MASK 0x1000000 #define SX_DEBUG_BUSY__WRCTRL0_VALIDQ3__SHIFT 0x18 #define SX_DEBUG_BUSY__WRCTRL0_VALIDQ2_MASK 0x2000000 #define SX_DEBUG_BUSY__WRCTRL0_VALIDQ2__SHIFT 0x19 #define SX_DEBUG_BUSY__WRCTRL0_VALIDQ1_MASK 0x4000000 #define SX_DEBUG_BUSY__WRCTRL0_VALIDQ1__SHIFT 0x1a #define SX_DEBUG_BUSY__PCCMD_VALID_MASK 0x8000000 #define SX_DEBUG_BUSY__PCCMD_VALID__SHIFT 0x1b #define SX_DEBUG_BUSY__VDATA1_VALID_MASK 0x10000000 #define SX_DEBUG_BUSY__VDATA1_VALID__SHIFT 0x1c #define SX_DEBUG_BUSY__VDATA0_VALID_MASK 0x20000000 #define SX_DEBUG_BUSY__VDATA0_VALID__SHIFT 0x1d #define SX_DEBUG_BUSY__CMD_BUSYORVAL_MASK 0x40000000 #define SX_DEBUG_BUSY__CMD_BUSYORVAL__SHIFT 0x1e #define SX_DEBUG_BUSY__ADDR_BUSYORVAL_MASK 0x80000000 #define SX_DEBUG_BUSY__ADDR_BUSYORVAL__SHIFT 0x1f #define SX_DEBUG_BUSY_2__COL_SCBD_BUSY_MASK 0x1 #define SX_DEBUG_BUSY_2__COL_SCBD_BUSY__SHIFT 0x0 #define SX_DEBUG_BUSY_2__COL_REQ3_FREECNT_NE0_MASK 0x2 #define SX_DEBUG_BUSY_2__COL_REQ3_FREECNT_NE0__SHIFT 0x1 #define SX_DEBUG_BUSY_2__COL_REQ3_IDLE_MASK 0x4 #define SX_DEBUG_BUSY_2__COL_REQ3_IDLE__SHIFT 0x2 #define SX_DEBUG_BUSY_2__COL_REQ3_BUSY_MASK 0x8 #define SX_DEBUG_BUSY_2__COL_REQ3_BUSY__SHIFT 0x3 #define SX_DEBUG_BUSY_2__COL_REQ2_FREECNT_NE0_MASK 0x10 #define SX_DEBUG_BUSY_2__COL_REQ2_FREECNT_NE0__SHIFT 0x4 #define SX_DEBUG_BUSY_2__COL_REQ2_IDLE_MASK 0x20 #define SX_DEBUG_BUSY_2__COL_REQ2_IDLE__SHIFT 0x5 #define SX_DEBUG_BUSY_2__COL_REQ2_BUSY_MASK 0x40 #define SX_DEBUG_BUSY_2__COL_REQ2_BUSY__SHIFT 0x6 #define SX_DEBUG_BUSY_2__COL_REQ1_FREECNT_NE0_MASK 0x80 #define SX_DEBUG_BUSY_2__COL_REQ1_FREECNT_NE0__SHIFT 0x7 #define SX_DEBUG_BUSY_2__COL_REQ1_IDLE_MASK 0x100 #define SX_DEBUG_BUSY_2__COL_REQ1_IDLE__SHIFT 0x8 #define SX_DEBUG_BUSY_2__COL_REQ1_BUSY_MASK 0x200 #define SX_DEBUG_BUSY_2__COL_REQ1_BUSY__SHIFT 0x9 #define SX_DEBUG_BUSY_2__COL_REQ0_FREECNT_NE0_MASK 0x400 #define SX_DEBUG_BUSY_2__COL_REQ0_FREECNT_NE0__SHIFT 0xa #define SX_DEBUG_BUSY_2__COL_REQ0_IDLE_MASK 0x800 #define SX_DEBUG_BUSY_2__COL_REQ0_IDLE__SHIFT 0xb #define SX_DEBUG_BUSY_2__COL_REQ0_BUSY_MASK 0x1000 #define SX_DEBUG_BUSY_2__COL_REQ0_BUSY__SHIFT 0xc #define SX_DEBUG_BUSY_2__COL_DBIF3_SENDFREE_BUSY_MASK 0x2000 #define SX_DEBUG_BUSY_2__COL_DBIF3_SENDFREE_BUSY__SHIFT 0xd #define SX_DEBUG_BUSY_2__COL_DBIF3_FIFO_BUSY_MASK 0x4000 #define SX_DEBUG_BUSY_2__COL_DBIF3_FIFO_BUSY__SHIFT 0xe #define SX_DEBUG_BUSY_2__COL_DBIF3_READ_VALID_MASK 0x8000 #define SX_DEBUG_BUSY_2__COL_DBIF3_READ_VALID__SHIFT 0xf #define SX_DEBUG_BUSY_2__COL_DBIF2_SENDFREE_BUSY_MASK 0x10000 #define SX_DEBUG_BUSY_2__COL_DBIF2_SENDFREE_BUSY__SHIFT 0x10 #define SX_DEBUG_BUSY_2__COL_DBIF2_FIFO_BUSY_MASK 0x20000 #define SX_DEBUG_BUSY_2__COL_DBIF2_FIFO_BUSY__SHIFT 0x11 #define SX_DEBUG_BUSY_2__COL_DBIF2_READ_VALID_MASK 0x40000 #define SX_DEBUG_BUSY_2__COL_DBIF2_READ_VALID__SHIFT 0x12 #define SX_DEBUG_BUSY_2__COL_DBIF1_SENDFREE_BUSY_MASK 0x80000 #define SX_DEBUG_BUSY_2__COL_DBIF1_SENDFREE_BUSY__SHIFT 0x13 #define SX_DEBUG_BUSY_2__COL_DBIF1_FIFO_BUSY_MASK 0x100000 #define SX_DEBUG_BUSY_2__COL_DBIF1_FIFO_BUSY__SHIFT 0x14 #define SX_DEBUG_BUSY_2__COL_DBIF1_READ_VALID_MASK 0x200000 #define SX_DEBUG_BUSY_2__COL_DBIF1_READ_VALID__SHIFT 0x15 #define SX_DEBUG_BUSY_2__COL_DBIF0_SENDFREE_BUSY_MASK 0x400000 #define SX_DEBUG_BUSY_2__COL_DBIF0_SENDFREE_BUSY__SHIFT 0x16 #define SX_DEBUG_BUSY_2__COL_DBIF0_FIFO_BUSY_MASK 0x800000 #define SX_DEBUG_BUSY_2__COL_DBIF0_FIFO_BUSY__SHIFT 0x17 #define SX_DEBUG_BUSY_2__COL_DBIF0_READ_VALID_MASK 0x1000000 #define SX_DEBUG_BUSY_2__COL_DBIF0_READ_VALID__SHIFT 0x18 #define SX_DEBUG_BUSY_2__COL_BUFF3_BANK3_VAL3_BUSY_MASK 0x2000000 #define SX_DEBUG_BUSY_2__COL_BUFF3_BANK3_VAL3_BUSY__SHIFT 0x19 #define SX_DEBUG_BUSY_2__COL_BUFF3_BANK3_VAL2_BUSY_MASK 0x4000000 #define SX_DEBUG_BUSY_2__COL_BUFF3_BANK3_VAL2_BUSY__SHIFT 0x1a #define SX_DEBUG_BUSY_2__COL_BUFF3_BANK3_VAL1_BUSY_MASK 0x8000000 #define SX_DEBUG_BUSY_2__COL_BUFF3_BANK3_VAL1_BUSY__SHIFT 0x1b #define SX_DEBUG_BUSY_2__COL_BUFF3_BANK3_VAL0_BUSY_MASK 0x10000000 #define SX_DEBUG_BUSY_2__COL_BUFF3_BANK3_VAL0_BUSY__SHIFT 0x1c #define SX_DEBUG_BUSY_2__COL_BUFF3_BANK2_VAL3_BUSY_MASK 0x20000000 #define SX_DEBUG_BUSY_2__COL_BUFF3_BANK2_VAL3_BUSY__SHIFT 0x1d #define SX_DEBUG_BUSY_2__COL_BUFF3_BANK2_VAL2_BUSY_MASK 0x40000000 #define SX_DEBUG_BUSY_2__COL_BUFF3_BANK2_VAL2_BUSY__SHIFT 0x1e #define SX_DEBUG_BUSY_2__COL_BUFF3_BANK2_VAL1_BUSY_MASK 0x80000000 #define SX_DEBUG_BUSY_2__COL_BUFF3_BANK2_VAL1_BUSY__SHIFT 0x1f #define SX_DEBUG_BUSY_3__COL_BUFF3_BANK2_VAL0_BUSY_MASK 0x1 #define SX_DEBUG_BUSY_3__COL_BUFF3_BANK2_VAL0_BUSY__SHIFT 0x0 #define SX_DEBUG_BUSY_3__COL_BUFF3_BANK1_VAL3_BUSY_MASK 0x2 #define SX_DEBUG_BUSY_3__COL_BUFF3_BANK1_VAL3_BUSY__SHIFT 0x1 #define SX_DEBUG_BUSY_3__COL_BUFF3_BANK1_VAL2_BUSY_MASK 0x4 #define SX_DEBUG_BUSY_3__COL_BUFF3_BANK1_VAL2_BUSY__SHIFT 0x2 #define SX_DEBUG_BUSY_3__COL_BUFF3_BANK1_VAL1_BUSY_MASK 0x8 #define SX_DEBUG_BUSY_3__COL_BUFF3_BANK1_VAL1_BUSY__SHIFT 0x3 #define SX_DEBUG_BUSY_3__COL_BUFF3_BANK1_VAL0_BUSY_MASK 0x10 #define SX_DEBUG_BUSY_3__COL_BUFF3_BANK1_VAL0_BUSY__SHIFT 0x4 #define SX_DEBUG_BUSY_3__COL_BUFF3_BANK0_VAL3_BUSY_MASK 0x20 #define SX_DEBUG_BUSY_3__COL_BUFF3_BANK0_VAL3_BUSY__SHIFT 0x5 #define SX_DEBUG_BUSY_3__COL_BUFF3_BANK0_VAL2_BUSY_MASK 0x40 #define SX_DEBUG_BUSY_3__COL_BUFF3_BANK0_VAL2_BUSY__SHIFT 0x6 #define SX_DEBUG_BUSY_3__COL_BUFF3_BANK0_VAL1_BUSY_MASK 0x80 #define SX_DEBUG_BUSY_3__COL_BUFF3_BANK0_VAL1_BUSY__SHIFT 0x7 #define SX_DEBUG_BUSY_3__COL_BUFF3_BANK0_VAL0_BUSY_MASK 0x100 #define SX_DEBUG_BUSY_3__COL_BUFF3_BANK0_VAL0_BUSY__SHIFT 0x8 #define SX_DEBUG_BUSY_3__COL_BUFF2_BANK3_VAL3_BUSY_MASK 0x200 #define SX_DEBUG_BUSY_3__COL_BUFF2_BANK3_VAL3_BUSY__SHIFT 0x9 #define SX_DEBUG_BUSY_3__COL_BUFF2_BANK3_VAL2_BUSY_MASK 0x400 #define SX_DEBUG_BUSY_3__COL_BUFF2_BANK3_VAL2_BUSY__SHIFT 0xa #define SX_DEBUG_BUSY_3__COL_BUFF2_BANK3_VAL1_BUSY_MASK 0x800 #define SX_DEBUG_BUSY_3__COL_BUFF2_BANK3_VAL1_BUSY__SHIFT 0xb #define SX_DEBUG_BUSY_3__COL_BUFF2_BANK3_VAL0_BUSY_MASK 0x1000 #define SX_DEBUG_BUSY_3__COL_BUFF2_BANK3_VAL0_BUSY__SHIFT 0xc #define SX_DEBUG_BUSY_3__COL_BUFF2_BANK2_VAL3_BUSY_MASK 0x2000 #define SX_DEBUG_BUSY_3__COL_BUFF2_BANK2_VAL3_BUSY__SHIFT 0xd #define SX_DEBUG_BUSY_3__COL_BUFF2_BANK2_VAL2_BUSY_MASK 0x4000 #define SX_DEBUG_BUSY_3__COL_BUFF2_BANK2_VAL2_BUSY__SHIFT 0xe #define SX_DEBUG_BUSY_3__COL_BUFF2_BANK2_VAL1_BUSY_MASK 0x8000 #define SX_DEBUG_BUSY_3__COL_BUFF2_BANK2_VAL1_BUSY__SHIFT 0xf #define SX_DEBUG_BUSY_3__COL_BUFF2_BANK2_VAL0_BUSY_MASK 0x10000 #define SX_DEBUG_BUSY_3__COL_BUFF2_BANK2_VAL0_BUSY__SHIFT 0x10 #define SX_DEBUG_BUSY_3__COL_BUFF2_BANK1_VAL3_BUSY_MASK 0x20000 #define SX_DEBUG_BUSY_3__COL_BUFF2_BANK1_VAL3_BUSY__SHIFT 0x11 #define SX_DEBUG_BUSY_3__COL_BUFF2_BANK1_VAL2_BUSY_MASK 0x40000 #define SX_DEBUG_BUSY_3__COL_BUFF2_BANK1_VAL2_BUSY__SHIFT 0x12 #define SX_DEBUG_BUSY_3__COL_BUFF2_BANK1_VAL1_BUSY_MASK 0x80000 #define SX_DEBUG_BUSY_3__COL_BUFF2_BANK1_VAL1_BUSY__SHIFT 0x13 #define SX_DEBUG_BUSY_3__COL_BUFF2_BANK1_VAL0_BUSY_MASK 0x100000 #define SX_DEBUG_BUSY_3__COL_BUFF2_BANK1_VAL0_BUSY__SHIFT 0x14 #define SX_DEBUG_BUSY_3__COL_BUFF2_BANK0_VAL3_BUSY_MASK 0x200000 #define SX_DEBUG_BUSY_3__COL_BUFF2_BANK0_VAL3_BUSY__SHIFT 0x15 #define SX_DEBUG_BUSY_3__COL_BUFF2_BANK0_VAL2_BUSY_MASK 0x400000 #define SX_DEBUG_BUSY_3__COL_BUFF2_BANK0_VAL2_BUSY__SHIFT 0x16 #define SX_DEBUG_BUSY_3__COL_BUFF2_BANK0_VAL1_BUSY_MASK 0x800000 #define SX_DEBUG_BUSY_3__COL_BUFF2_BANK0_VAL1_BUSY__SHIFT 0x17 #define SX_DEBUG_BUSY_3__COL_BUFF2_BANK0_VAL0_BUSY_MASK 0x1000000 #define SX_DEBUG_BUSY_3__COL_BUFF2_BANK0_VAL0_BUSY__SHIFT 0x18 #define SX_DEBUG_BUSY_3__COL_BUFF1_BANK3_VAL3_BUSY_MASK 0x2000000 #define SX_DEBUG_BUSY_3__COL_BUFF1_BANK3_VAL3_BUSY__SHIFT 0x19 #define SX_DEBUG_BUSY_3__COL_BUFF1_BANK3_VAL2_BUSY_MASK 0x4000000 #define SX_DEBUG_BUSY_3__COL_BUFF1_BANK3_VAL2_BUSY__SHIFT 0x1a #define SX_DEBUG_BUSY_3__COL_BUFF1_BANK3_VAL1_BUSY_MASK 0x8000000 #define SX_DEBUG_BUSY_3__COL_BUFF1_BANK3_VAL1_BUSY__SHIFT 0x1b #define SX_DEBUG_BUSY_3__COL_BUFF1_BANK3_VAL0_BUSY_MASK 0x10000000 #define SX_DEBUG_BUSY_3__COL_BUFF1_BANK3_VAL0_BUSY__SHIFT 0x1c #define SX_DEBUG_BUSY_3__COL_BUFF1_BANK2_VAL3_BUSY_MASK 0x20000000 #define SX_DEBUG_BUSY_3__COL_BUFF1_BANK2_VAL3_BUSY__SHIFT 0x1d #define SX_DEBUG_BUSY_3__COL_BUFF1_BANK2_VAL2_BUSY_MASK 0x40000000 #define SX_DEBUG_BUSY_3__COL_BUFF1_BANK2_VAL2_BUSY__SHIFT 0x1e #define SX_DEBUG_BUSY_3__COL_BUFF1_BANK2_VAL1_BUSY_MASK 0x80000000 #define SX_DEBUG_BUSY_3__COL_BUFF1_BANK2_VAL1_BUSY__SHIFT 0x1f #define SX_DEBUG_BUSY_4__COL_BUFF1_BANK2_VAL0_BUSY_MASK 0x1 #define SX_DEBUG_BUSY_4__COL_BUFF1_BANK2_VAL0_BUSY__SHIFT 0x0 #define SX_DEBUG_BUSY_4__COL_BUFF1_BANK1_VAL3_BUSY_MASK 0x2 #define SX_DEBUG_BUSY_4__COL_BUFF1_BANK1_VAL3_BUSY__SHIFT 0x1 #define SX_DEBUG_BUSY_4__COL_BUFF1_BANK1_VAL2_BUSY_MASK 0x4 #define SX_DEBUG_BUSY_4__COL_BUFF1_BANK1_VAL2_BUSY__SHIFT 0x2 #define SX_DEBUG_BUSY_4__COL_BUFF1_BANK1_VAL1_BUSY_MASK 0x8 #define SX_DEBUG_BUSY_4__COL_BUFF1_BANK1_VAL1_BUSY__SHIFT 0x3 #define SX_DEBUG_BUSY_4__COL_BUFF1_BANK1_VAL0_BUSY_MASK 0x10 #define SX_DEBUG_BUSY_4__COL_BUFF1_BANK1_VAL0_BUSY__SHIFT 0x4 #define SX_DEBUG_BUSY_4__COL_BUFF1_BANK0_VAL3_BUSY_MASK 0x20 #define SX_DEBUG_BUSY_4__COL_BUFF1_BANK0_VAL3_BUSY__SHIFT 0x5 #define SX_DEBUG_BUSY_4__COL_BUFF1_BANK0_VAL2_BUSY_MASK 0x40 #define SX_DEBUG_BUSY_4__COL_BUFF1_BANK0_VAL2_BUSY__SHIFT 0x6 #define SX_DEBUG_BUSY_4__COL_BUFF1_BANK0_VAL1_BUSY_MASK 0x80 #define SX_DEBUG_BUSY_4__COL_BUFF1_BANK0_VAL1_BUSY__SHIFT 0x7 #define SX_DEBUG_BUSY_4__COL_BUFF1_BANK0_VAL0_BUSY_MASK 0x100 #define SX_DEBUG_BUSY_4__COL_BUFF1_BANK0_VAL0_BUSY__SHIFT 0x8 #define SX_DEBUG_BUSY_4__COL_BUFF0_BANK3_VAL3_BUSY_MASK 0x200 #define SX_DEBUG_BUSY_4__COL_BUFF0_BANK3_VAL3_BUSY__SHIFT 0x9 #define SX_DEBUG_BUSY_4__COL_BUFF0_BANK3_VAL2_BUSY_MASK 0x400 #define SX_DEBUG_BUSY_4__COL_BUFF0_BANK3_VAL2_BUSY__SHIFT 0xa #define SX_DEBUG_BUSY_4__COL_BUFF0_BANK3_VAL1_BUSY_MASK 0x800 #define SX_DEBUG_BUSY_4__COL_BUFF0_BANK3_VAL1_BUSY__SHIFT 0xb #define SX_DEBUG_BUSY_4__COL_BUFF0_BANK3_VAL0_BUSY_MASK 0x1000 #define SX_DEBUG_BUSY_4__COL_BUFF0_BANK3_VAL0_BUSY__SHIFT 0xc #define SX_DEBUG_BUSY_4__COL_BUFF0_BANK2_VAL3_BUSY_MASK 0x2000 #define SX_DEBUG_BUSY_4__COL_BUFF0_BANK2_VAL3_BUSY__SHIFT 0xd #define SX_DEBUG_BUSY_4__COL_BUFF0_BANK2_VAL2_BUSY_MASK 0x4000 #define SX_DEBUG_BUSY_4__COL_BUFF0_BANK2_VAL2_BUSY__SHIFT 0xe #define SX_DEBUG_BUSY_4__COL_BUFF0_BANK2_VAL1_BUSY_MASK 0x8000 #define SX_DEBUG_BUSY_4__COL_BUFF0_BANK2_VAL1_BUSY__SHIFT 0xf #define SX_DEBUG_BUSY_4__COL_BUFF0_BANK2_VAL0_BUSY_MASK 0x10000 #define SX_DEBUG_BUSY_4__COL_BUFF0_BANK2_VAL0_BUSY__SHIFT 0x10 #define SX_DEBUG_BUSY_4__COL_BUFF0_BANK1_VAL3_BUSY_MASK 0x20000 #define SX_DEBUG_BUSY_4__COL_BUFF0_BANK1_VAL3_BUSY__SHIFT 0x11 #define SX_DEBUG_BUSY_4__COL_BUFF0_BANK1_VAL2_BUSY_MASK 0x40000 #define SX_DEBUG_BUSY_4__COL_BUFF0_BANK1_VAL2_BUSY__SHIFT 0x12 #define SX_DEBUG_BUSY_4__COL_BUFF0_BANK1_VAL1_BUSY_MASK 0x80000 #define SX_DEBUG_BUSY_4__COL_BUFF0_BANK1_VAL1_BUSY__SHIFT 0x13 #define SX_DEBUG_BUSY_4__COL_BUFF0_BANK1_VAL0_BUSY_MASK 0x100000 #define SX_DEBUG_BUSY_4__COL_BUFF0_BANK1_VAL0_BUSY__SHIFT 0x14 #define SX_DEBUG_BUSY_4__COL_BUFF0_BANK0_VAL3_BUSY_MASK 0x200000 #define SX_DEBUG_BUSY_4__COL_BUFF0_BANK0_VAL3_BUSY__SHIFT 0x15 #define SX_DEBUG_BUSY_4__COL_BUFF0_BANK0_VAL2_BUSY_MASK 0x400000 #define SX_DEBUG_BUSY_4__COL_BUFF0_BANK0_VAL2_BUSY__SHIFT 0x16 #define SX_DEBUG_BUSY_4__COL_BUFF0_BANK0_VAL1_BUSY_MASK 0x800000 #define SX_DEBUG_BUSY_4__COL_BUFF0_BANK0_VAL1_BUSY__SHIFT 0x17 #define SX_DEBUG_BUSY_4__COL_BUFF0_BANK0_VAL0_BUSY_MASK 0x1000000 #define SX_DEBUG_BUSY_4__COL_BUFF0_BANK0_VAL0_BUSY__SHIFT 0x18 #define SX_DEBUG_BUSY_4__RESERVED_MASK 0xfe000000 #define SX_DEBUG_BUSY_4__RESERVED__SHIFT 0x19 #define SX_DEBUG_1__SX_DB_QUAD_CREDIT_MASK 0x7f #define SX_DEBUG_1__SX_DB_QUAD_CREDIT__SHIFT 0x0 #define SX_DEBUG_1__DEBUG_DATA_MASK 0xffffff80 #define SX_DEBUG_1__DEBUG_DATA__SHIFT 0x7 #define SX_PERFCOUNTER0_SELECT__PERFCOUNTER_SELECT_MASK 0x3ff #define SX_PERFCOUNTER0_SELECT__PERFCOUNTER_SELECT__SHIFT 0x0 #define SX_PERFCOUNTER0_SELECT__PERFCOUNTER_SELECT1_MASK 0xffc00 #define SX_PERFCOUNTER0_SELECT__PERFCOUNTER_SELECT1__SHIFT 0xa #define SX_PERFCOUNTER0_SELECT__CNTR_MODE_MASK 0xf00000 #define SX_PERFCOUNTER0_SELECT__CNTR_MODE__SHIFT 0x14 #define SX_PERFCOUNTER1_SELECT__PERFCOUNTER_SELECT_MASK 0x3ff #define SX_PERFCOUNTER1_SELECT__PERFCOUNTER_SELECT__SHIFT 0x0 #define SX_PERFCOUNTER1_SELECT__PERFCOUNTER_SELECT1_MASK 0xffc00 #define SX_PERFCOUNTER1_SELECT__PERFCOUNTER_SELECT1__SHIFT 0xa #define SX_PERFCOUNTER1_SELECT__CNTR_MODE_MASK 0xf00000 #define SX_PERFCOUNTER1_SELECT__CNTR_MODE__SHIFT 0x14 #define SX_PERFCOUNTER2_SELECT__PERFCOUNTER_SELECT_MASK 0x3ff #define SX_PERFCOUNTER2_SELECT__PERFCOUNTER_SELECT__SHIFT 0x0 #define SX_PERFCOUNTER2_SELECT__PERFCOUNTER_SELECT1_MASK 0xffc00 #define SX_PERFCOUNTER2_SELECT__PERFCOUNTER_SELECT1__SHIFT 0xa #define SX_PERFCOUNTER2_SELECT__CNTR_MODE_MASK 0xf00000 #define SX_PERFCOUNTER2_SELECT__CNTR_MODE__SHIFT 0x14 #define SX_PERFCOUNTER3_SELECT__PERFCOUNTER_SELECT_MASK 0x3ff #define SX_PERFCOUNTER3_SELECT__PERFCOUNTER_SELECT__SHIFT 0x0 #define SX_PERFCOUNTER3_SELECT__PERFCOUNTER_SELECT1_MASK 0xffc00 #define SX_PERFCOUNTER3_SELECT__PERFCOUNTER_SELECT1__SHIFT 0xa #define SX_PERFCOUNTER3_SELECT__CNTR_MODE_MASK 0xf00000 #define SX_PERFCOUNTER3_SELECT__CNTR_MODE__SHIFT 0x14 #define SX_PERFCOUNTER0_SELECT1__PERFCOUNTER_SELECT2_MASK 0x3ff #define SX_PERFCOUNTER0_SELECT1__PERFCOUNTER_SELECT2__SHIFT 0x0 #define SX_PERFCOUNTER0_SELECT1__PERFCOUNTER_SELECT3_MASK 0xffc00 #define SX_PERFCOUNTER0_SELECT1__PERFCOUNTER_SELECT3__SHIFT 0xa #define SX_PERFCOUNTER1_SELECT1__PERFCOUNTER_SELECT2_MASK 0x3ff #define SX_PERFCOUNTER1_SELECT1__PERFCOUNTER_SELECT2__SHIFT 0x0 #define SX_PERFCOUNTER1_SELECT1__PERFCOUNTER_SELECT3_MASK 0xffc00 #define SX_PERFCOUNTER1_SELECT1__PERFCOUNTER_SELECT3__SHIFT 0xa #define SX_PERFCOUNTER0_LO__PERFCOUNTER_LO_MASK 0xffffffff #define SX_PERFCOUNTER0_LO__PERFCOUNTER_LO__SHIFT 0x0 #define SX_PERFCOUNTER0_HI__PERFCOUNTER_HI_MASK 0xffffffff #define SX_PERFCOUNTER0_HI__PERFCOUNTER_HI__SHIFT 0x0 #define SX_PERFCOUNTER1_LO__PERFCOUNTER_LO_MASK 0xffffffff #define SX_PERFCOUNTER1_LO__PERFCOUNTER_LO__SHIFT 0x0 #define SX_PERFCOUNTER1_HI__PERFCOUNTER_HI_MASK 0xffffffff #define SX_PERFCOUNTER1_HI__PERFCOUNTER_HI__SHIFT 0x0 #define SX_PERFCOUNTER2_LO__PERFCOUNTER_LO_MASK 0xffffffff #define SX_PERFCOUNTER2_LO__PERFCOUNTER_LO__SHIFT 0x0 #define SX_PERFCOUNTER2_HI__PERFCOUNTER_HI_MASK 0xffffffff #define SX_PERFCOUNTER2_HI__PERFCOUNTER_HI__SHIFT 0x0 #define SX_PERFCOUNTER3_LO__PERFCOUNTER_LO_MASK 0xffffffff #define SX_PERFCOUNTER3_LO__PERFCOUNTER_LO__SHIFT 0x0 #define SX_PERFCOUNTER3_HI__PERFCOUNTER_HI_MASK 0xffffffff #define SX_PERFCOUNTER3_HI__PERFCOUNTER_HI__SHIFT 0x0 #define TCC_CTRL__CACHE_SIZE_MASK 0x3 #define TCC_CTRL__CACHE_SIZE__SHIFT 0x0 #define TCC_CTRL__RATE_MASK 0xc #define TCC_CTRL__RATE__SHIFT 0x2 #define TCC_CTRL__WRITEBACK_MARGIN_MASK 0xf0 #define TCC_CTRL__WRITEBACK_MARGIN__SHIFT 0x4 #define TCC_CTRL__METADATA_LATENCY_FIFO_SIZE_MASK 0xf00 #define TCC_CTRL__METADATA_LATENCY_FIFO_SIZE__SHIFT 0x8 #define TCC_CTRL__SRC_FIFO_SIZE_MASK 0xf000 #define TCC_CTRL__SRC_FIFO_SIZE__SHIFT 0xc #define TCC_CTRL__LATENCY_FIFO_SIZE_MASK 0xf0000 #define TCC_CTRL__LATENCY_FIFO_SIZE__SHIFT 0x10 #define TCC_CTRL__WB_OR_INV_ALL_VMIDS_MASK 0x100000 #define TCC_CTRL__WB_OR_INV_ALL_VMIDS__SHIFT 0x14 #define TCC_CTRL__MDC_SIZE_MASK 0x3000000 #define TCC_CTRL__MDC_SIZE__SHIFT 0x18 #define TCC_CTRL__MDC_SECTOR_SIZE_MASK 0xc000000 #define TCC_CTRL__MDC_SECTOR_SIZE__SHIFT 0x1a #define TCC_CTRL__MDC_SIDEBAND_FIFO_SIZE_MASK 0xf0000000 #define TCC_CTRL__MDC_SIDEBAND_FIFO_SIZE__SHIFT 0x1c #define TCC_EDC_CNT__SEC_COUNT_MASK 0xff #define TCC_EDC_CNT__SEC_COUNT__SHIFT 0x0 #define TCC_EDC_CNT__DED_COUNT_MASK 0xff0000 #define TCC_EDC_CNT__DED_COUNT__SHIFT 0x10 #define TCC_REDUNDANCY__MC_SEL0_MASK 0x1 #define TCC_REDUNDANCY__MC_SEL0__SHIFT 0x0 #define TCC_REDUNDANCY__MC_SEL1_MASK 0x2 #define TCC_REDUNDANCY__MC_SEL1__SHIFT 0x1 #define TCC_EXE_DISABLE__EXE_DISABLE_MASK 0x2 #define TCC_EXE_DISABLE__EXE_DISABLE__SHIFT 0x1 #define TCC_DSM_CNTL__CACHE_RAM_IRRITATOR_DATA_SEL_MASK 0x3 #define TCC_DSM_CNTL__CACHE_RAM_IRRITATOR_DATA_SEL__SHIFT 0x0 #define TCC_DSM_CNTL__CACHE_RAM_IRRITATOR_SINGLE_WRITE_MASK 0x4 #define TCC_DSM_CNTL__CACHE_RAM_IRRITATOR_SINGLE_WRITE__SHIFT 0x2 #define TCC_CGTT_SCLK_CTRL__ON_DELAY_MASK 0xf #define TCC_CGTT_SCLK_CTRL__ON_DELAY__SHIFT 0x0 #define TCC_CGTT_SCLK_CTRL__OFF_HYSTERESIS_MASK 0xff0 #define TCC_CGTT_SCLK_CTRL__OFF_HYSTERESIS__SHIFT 0x4 #define TCC_CGTT_SCLK_CTRL__SOFT_OVERRIDE7_MASK 0x1000000 #define TCC_CGTT_SCLK_CTRL__SOFT_OVERRIDE7__SHIFT 0x18 #define TCC_CGTT_SCLK_CTRL__SOFT_OVERRIDE6_MASK 0x2000000 #define TCC_CGTT_SCLK_CTRL__SOFT_OVERRIDE6__SHIFT 0x19 #define TCC_CGTT_SCLK_CTRL__SOFT_OVERRIDE5_MASK 0x4000000 #define TCC_CGTT_SCLK_CTRL__SOFT_OVERRIDE5__SHIFT 0x1a #define TCC_CGTT_SCLK_CTRL__SOFT_OVERRIDE4_MASK 0x8000000 #define TCC_CGTT_SCLK_CTRL__SOFT_OVERRIDE4__SHIFT 0x1b #define TCC_CGTT_SCLK_CTRL__SOFT_OVERRIDE3_MASK 0x10000000 #define TCC_CGTT_SCLK_CTRL__SOFT_OVERRIDE3__SHIFT 0x1c #define TCC_CGTT_SCLK_CTRL__SOFT_OVERRIDE2_MASK 0x20000000 #define TCC_CGTT_SCLK_CTRL__SOFT_OVERRIDE2__SHIFT 0x1d #define TCC_CGTT_SCLK_CTRL__SOFT_OVERRIDE1_MASK 0x40000000 #define TCC_CGTT_SCLK_CTRL__SOFT_OVERRIDE1__SHIFT 0x1e #define TCC_CGTT_SCLK_CTRL__SOFT_OVERRIDE0_MASK 0x80000000 #define TCC_CGTT_SCLK_CTRL__SOFT_OVERRIDE0__SHIFT 0x1f #define TCA_CGTT_SCLK_CTRL__ON_DELAY_MASK 0xf #define TCA_CGTT_SCLK_CTRL__ON_DELAY__SHIFT 0x0 #define TCA_CGTT_SCLK_CTRL__OFF_HYSTERESIS_MASK 0xff0 #define TCA_CGTT_SCLK_CTRL__OFF_HYSTERESIS__SHIFT 0x4 #define TCA_CGTT_SCLK_CTRL__SOFT_OVERRIDE7_MASK 0x1000000 #define TCA_CGTT_SCLK_CTRL__SOFT_OVERRIDE7__SHIFT 0x18 #define TCA_CGTT_SCLK_CTRL__SOFT_OVERRIDE6_MASK 0x2000000 #define TCA_CGTT_SCLK_CTRL__SOFT_OVERRIDE6__SHIFT 0x19 #define TCA_CGTT_SCLK_CTRL__SOFT_OVERRIDE5_MASK 0x4000000 #define TCA_CGTT_SCLK_CTRL__SOFT_OVERRIDE5__SHIFT 0x1a #define TCA_CGTT_SCLK_CTRL__SOFT_OVERRIDE4_MASK 0x8000000 #define TCA_CGTT_SCLK_CTRL__SOFT_OVERRIDE4__SHIFT 0x1b #define TCA_CGTT_SCLK_CTRL__SOFT_OVERRIDE3_MASK 0x10000000 #define TCA_CGTT_SCLK_CTRL__SOFT_OVERRIDE3__SHIFT 0x1c #define TCA_CGTT_SCLK_CTRL__SOFT_OVERRIDE2_MASK 0x20000000 #define TCA_CGTT_SCLK_CTRL__SOFT_OVERRIDE2__SHIFT 0x1d #define TCA_CGTT_SCLK_CTRL__SOFT_OVERRIDE1_MASK 0x40000000 #define TCA_CGTT_SCLK_CTRL__SOFT_OVERRIDE1__SHIFT 0x1e #define TCA_CGTT_SCLK_CTRL__SOFT_OVERRIDE0_MASK 0x80000000 #define TCA_CGTT_SCLK_CTRL__SOFT_OVERRIDE0__SHIFT 0x1f #define TCC_PERFCOUNTER0_SELECT__PERF_SEL_MASK 0x3ff #define TCC_PERFCOUNTER0_SELECT__PERF_SEL__SHIFT 0x0 #define TCC_PERFCOUNTER0_SELECT__PERF_SEL1_MASK 0xffc00 #define TCC_PERFCOUNTER0_SELECT__PERF_SEL1__SHIFT 0xa #define TCC_PERFCOUNTER0_SELECT__CNTR_MODE_MASK 0xf00000 #define TCC_PERFCOUNTER0_SELECT__CNTR_MODE__SHIFT 0x14 #define TCC_PERFCOUNTER0_SELECT__PERF_MODE1_MASK 0xf000000 #define TCC_PERFCOUNTER0_SELECT__PERF_MODE1__SHIFT 0x18 #define TCC_PERFCOUNTER0_SELECT__PERF_MODE_MASK 0xf0000000 #define TCC_PERFCOUNTER0_SELECT__PERF_MODE__SHIFT 0x1c #define TCC_PERFCOUNTER1_SELECT__PERF_SEL_MASK 0x3ff #define TCC_PERFCOUNTER1_SELECT__PERF_SEL__SHIFT 0x0 #define TCC_PERFCOUNTER1_SELECT__PERF_SEL1_MASK 0xffc00 #define TCC_PERFCOUNTER1_SELECT__PERF_SEL1__SHIFT 0xa #define TCC_PERFCOUNTER1_SELECT__CNTR_MODE_MASK 0xf00000 #define TCC_PERFCOUNTER1_SELECT__CNTR_MODE__SHIFT 0x14 #define TCC_PERFCOUNTER1_SELECT__PERF_MODE1_MASK 0xf000000 #define TCC_PERFCOUNTER1_SELECT__PERF_MODE1__SHIFT 0x18 #define TCC_PERFCOUNTER1_SELECT__PERF_MODE_MASK 0xf0000000 #define TCC_PERFCOUNTER1_SELECT__PERF_MODE__SHIFT 0x1c #define TCC_PERFCOUNTER0_SELECT1__PERF_SEL2_MASK 0x3ff #define TCC_PERFCOUNTER0_SELECT1__PERF_SEL2__SHIFT 0x0 #define TCC_PERFCOUNTER0_SELECT1__PERF_SEL3_MASK 0xffc00 #define TCC_PERFCOUNTER0_SELECT1__PERF_SEL3__SHIFT 0xa #define TCC_PERFCOUNTER0_SELECT1__PERF_MODE2_MASK 0xf000000 #define TCC_PERFCOUNTER0_SELECT1__PERF_MODE2__SHIFT 0x18 #define TCC_PERFCOUNTER0_SELECT1__PERF_MODE3_MASK 0xf0000000 #define TCC_PERFCOUNTER0_SELECT1__PERF_MODE3__SHIFT 0x1c #define TCC_PERFCOUNTER1_SELECT1__PERF_SEL2_MASK 0x3ff #define TCC_PERFCOUNTER1_SELECT1__PERF_SEL2__SHIFT 0x0 #define TCC_PERFCOUNTER1_SELECT1__PERF_SEL3_MASK 0xffc00 #define TCC_PERFCOUNTER1_SELECT1__PERF_SEL3__SHIFT 0xa #define TCC_PERFCOUNTER1_SELECT1__PERF_MODE2_MASK 0xf000000 #define TCC_PERFCOUNTER1_SELECT1__PERF_MODE2__SHIFT 0x18 #define TCC_PERFCOUNTER1_SELECT1__PERF_MODE3_MASK 0xf0000000 #define TCC_PERFCOUNTER1_SELECT1__PERF_MODE3__SHIFT 0x1c #define TCC_PERFCOUNTER2_SELECT__PERF_SEL_MASK 0x3ff #define TCC_PERFCOUNTER2_SELECT__PERF_SEL__SHIFT 0x0 #define TCC_PERFCOUNTER2_SELECT__CNTR_MODE_MASK 0xf00000 #define TCC_PERFCOUNTER2_SELECT__CNTR_MODE__SHIFT 0x14 #define TCC_PERFCOUNTER2_SELECT__PERF_MODE_MASK 0xf0000000 #define TCC_PERFCOUNTER2_SELECT__PERF_MODE__SHIFT 0x1c #define TCC_PERFCOUNTER3_SELECT__PERF_SEL_MASK 0x3ff #define TCC_PERFCOUNTER3_SELECT__PERF_SEL__SHIFT 0x0 #define TCC_PERFCOUNTER3_SELECT__CNTR_MODE_MASK 0xf00000 #define TCC_PERFCOUNTER3_SELECT__CNTR_MODE__SHIFT 0x14 #define TCC_PERFCOUNTER3_SELECT__PERF_MODE_MASK 0xf0000000 #define TCC_PERFCOUNTER3_SELECT__PERF_MODE__SHIFT 0x1c #define TCC_PERFCOUNTER0_LO__PERFCOUNTER_LO_MASK 0xffffffff #define TCC_PERFCOUNTER0_LO__PERFCOUNTER_LO__SHIFT 0x0 #define TCC_PERFCOUNTER1_LO__PERFCOUNTER_LO_MASK 0xffffffff #define TCC_PERFCOUNTER1_LO__PERFCOUNTER_LO__SHIFT 0x0 #define TCC_PERFCOUNTER2_LO__PERFCOUNTER_LO_MASK 0xffffffff #define TCC_PERFCOUNTER2_LO__PERFCOUNTER_LO__SHIFT 0x0 #define TCC_PERFCOUNTER3_LO__PERFCOUNTER_LO_MASK 0xffffffff #define TCC_PERFCOUNTER3_LO__PERFCOUNTER_LO__SHIFT 0x0 #define TCC_PERFCOUNTER0_HI__PERFCOUNTER_HI_MASK 0xffffffff #define TCC_PERFCOUNTER0_HI__PERFCOUNTER_HI__SHIFT 0x0 #define TCC_PERFCOUNTER1_HI__PERFCOUNTER_HI_MASK 0xffffffff #define TCC_PERFCOUNTER1_HI__PERFCOUNTER_HI__SHIFT 0x0 #define TCC_PERFCOUNTER2_HI__PERFCOUNTER_HI_MASK 0xffffffff #define TCC_PERFCOUNTER2_HI__PERFCOUNTER_HI__SHIFT 0x0 #define TCC_PERFCOUNTER3_HI__PERFCOUNTER_HI_MASK 0xffffffff #define TCC_PERFCOUNTER3_HI__PERFCOUNTER_HI__SHIFT 0x0 #define TCA_CTRL__HOLE_TIMEOUT_MASK 0xf #define TCA_CTRL__HOLE_TIMEOUT__SHIFT 0x0 #define TCA_PERFCOUNTER0_SELECT__PERF_SEL_MASK 0x3ff #define TCA_PERFCOUNTER0_SELECT__PERF_SEL__SHIFT 0x0 #define TCA_PERFCOUNTER0_SELECT__PERF_SEL1_MASK 0xffc00 #define TCA_PERFCOUNTER0_SELECT__PERF_SEL1__SHIFT 0xa #define TCA_PERFCOUNTER0_SELECT__CNTR_MODE_MASK 0xf00000 #define TCA_PERFCOUNTER0_SELECT__CNTR_MODE__SHIFT 0x14 #define TCA_PERFCOUNTER0_SELECT__PERF_MODE1_MASK 0xf000000 #define TCA_PERFCOUNTER0_SELECT__PERF_MODE1__SHIFT 0x18 #define TCA_PERFCOUNTER0_SELECT__PERF_MODE_MASK 0xf0000000 #define TCA_PERFCOUNTER0_SELECT__PERF_MODE__SHIFT 0x1c #define TCA_PERFCOUNTER1_SELECT__PERF_SEL_MASK 0x3ff #define TCA_PERFCOUNTER1_SELECT__PERF_SEL__SHIFT 0x0 #define TCA_PERFCOUNTER1_SELECT__PERF_SEL1_MASK 0xffc00 #define TCA_PERFCOUNTER1_SELECT__PERF_SEL1__SHIFT 0xa #define TCA_PERFCOUNTER1_SELECT__CNTR_MODE_MASK 0xf00000 #define TCA_PERFCOUNTER1_SELECT__CNTR_MODE__SHIFT 0x14 #define TCA_PERFCOUNTER1_SELECT__PERF_MODE1_MASK 0xf000000 #define TCA_PERFCOUNTER1_SELECT__PERF_MODE1__SHIFT 0x18 #define TCA_PERFCOUNTER1_SELECT__PERF_MODE_MASK 0xf0000000 #define TCA_PERFCOUNTER1_SELECT__PERF_MODE__SHIFT 0x1c #define TCA_PERFCOUNTER0_SELECT1__PERF_SEL2_MASK 0x3ff #define TCA_PERFCOUNTER0_SELECT1__PERF_SEL2__SHIFT 0x0 #define TCA_PERFCOUNTER0_SELECT1__PERF_SEL3_MASK 0xffc00 #define TCA_PERFCOUNTER0_SELECT1__PERF_SEL3__SHIFT 0xa #define TCA_PERFCOUNTER0_SELECT1__PERF_MODE2_MASK 0xf000000 #define TCA_PERFCOUNTER0_SELECT1__PERF_MODE2__SHIFT 0x18 #define TCA_PERFCOUNTER0_SELECT1__PERF_MODE3_MASK 0xf0000000 #define TCA_PERFCOUNTER0_SELECT1__PERF_MODE3__SHIFT 0x1c #define TCA_PERFCOUNTER1_SELECT1__PERF_SEL2_MASK 0x3ff #define TCA_PERFCOUNTER1_SELECT1__PERF_SEL2__SHIFT 0x0 #define TCA_PERFCOUNTER1_SELECT1__PERF_SEL3_MASK 0xffc00 #define TCA_PERFCOUNTER1_SELECT1__PERF_SEL3__SHIFT 0xa #define TCA_PERFCOUNTER1_SELECT1__PERF_MODE2_MASK 0xf000000 #define TCA_PERFCOUNTER1_SELECT1__PERF_MODE2__SHIFT 0x18 #define TCA_PERFCOUNTER1_SELECT1__PERF_MODE3_MASK 0xf0000000 #define TCA_PERFCOUNTER1_SELECT1__PERF_MODE3__SHIFT 0x1c #define TCA_PERFCOUNTER2_SELECT__PERF_SEL_MASK 0x3ff #define TCA_PERFCOUNTER2_SELECT__PERF_SEL__SHIFT 0x0 #define TCA_PERFCOUNTER2_SELECT__CNTR_MODE_MASK 0xf00000 #define TCA_PERFCOUNTER2_SELECT__CNTR_MODE__SHIFT 0x14 #define TCA_PERFCOUNTER2_SELECT__PERF_MODE_MASK 0xf0000000 #define TCA_PERFCOUNTER2_SELECT__PERF_MODE__SHIFT 0x1c #define TCA_PERFCOUNTER3_SELECT__PERF_SEL_MASK 0x3ff #define TCA_PERFCOUNTER3_SELECT__PERF_SEL__SHIFT 0x0 #define TCA_PERFCOUNTER3_SELECT__CNTR_MODE_MASK 0xf00000 #define TCA_PERFCOUNTER3_SELECT__CNTR_MODE__SHIFT 0x14 #define TCA_PERFCOUNTER3_SELECT__PERF_MODE_MASK 0xf0000000 #define TCA_PERFCOUNTER3_SELECT__PERF_MODE__SHIFT 0x1c #define TCA_PERFCOUNTER0_LO__PERFCOUNTER_LO_MASK 0xffffffff #define TCA_PERFCOUNTER0_LO__PERFCOUNTER_LO__SHIFT 0x0 #define TCA_PERFCOUNTER1_LO__PERFCOUNTER_LO_MASK 0xffffffff #define TCA_PERFCOUNTER1_LO__PERFCOUNTER_LO__SHIFT 0x0 #define TCA_PERFCOUNTER2_LO__PERFCOUNTER_LO_MASK 0xffffffff #define TCA_PERFCOUNTER2_LO__PERFCOUNTER_LO__SHIFT 0x0 #define TCA_PERFCOUNTER3_LO__PERFCOUNTER_LO_MASK 0xffffffff #define TCA_PERFCOUNTER3_LO__PERFCOUNTER_LO__SHIFT 0x0 #define TCA_PERFCOUNTER0_HI__PERFCOUNTER_HI_MASK 0xffffffff #define TCA_PERFCOUNTER0_HI__PERFCOUNTER_HI__SHIFT 0x0 #define TCA_PERFCOUNTER1_HI__PERFCOUNTER_HI_MASK 0xffffffff #define TCA_PERFCOUNTER1_HI__PERFCOUNTER_HI__SHIFT 0x0 #define TCA_PERFCOUNTER2_HI__PERFCOUNTER_HI_MASK 0xffffffff #define TCA_PERFCOUNTER2_HI__PERFCOUNTER_HI__SHIFT 0x0 #define TCA_PERFCOUNTER3_HI__PERFCOUNTER_HI_MASK 0xffffffff #define TCA_PERFCOUNTER3_HI__PERFCOUNTER_HI__SHIFT 0x0 #define TA_BC_BASE_ADDR__ADDRESS_MASK 0xffffffff #define TA_BC_BASE_ADDR__ADDRESS__SHIFT 0x0 #define TA_BC_BASE_ADDR_HI__ADDRESS_MASK 0xff #define TA_BC_BASE_ADDR_HI__ADDRESS__SHIFT 0x0 #define TD_CNTL__SYNC_PHASE_SH_MASK 0x3 #define TD_CNTL__SYNC_PHASE_SH__SHIFT 0x0 #define TD_CNTL__SYNC_PHASE_VC_SMX_MASK 0x30 #define TD_CNTL__SYNC_PHASE_VC_SMX__SHIFT 0x4 #define TD_CNTL__PAD_STALL_EN_MASK 0x100 #define TD_CNTL__PAD_STALL_EN__SHIFT 0x8 #define TD_CNTL__EXTEND_LDS_STALL_MASK 0x600 #define TD_CNTL__EXTEND_LDS_STALL__SHIFT 0x9 #define TD_CNTL__LDS_STALL_PHASE_ADJUST_MASK 0x1800 #define TD_CNTL__LDS_STALL_PHASE_ADJUST__SHIFT 0xb #define TD_CNTL__PRECISION_COMPATIBILITY_MASK 0x8000 #define TD_CNTL__PRECISION_COMPATIBILITY__SHIFT 0xf #define TD_CNTL__GATHER4_FLOAT_MODE_MASK 0x10000 #define TD_CNTL__GATHER4_FLOAT_MODE__SHIFT 0x10 #define TD_CNTL__LD_FLOAT_MODE_MASK 0x40000 #define TD_CNTL__LD_FLOAT_MODE__SHIFT 0x12 #define TD_CNTL__GATHER4_DX9_MODE_MASK 0x80000 #define TD_CNTL__GATHER4_DX9_MODE__SHIFT 0x13 #define TD_CNTL__DISABLE_POWER_THROTTLE_MASK 0x100000 #define TD_CNTL__DISABLE_POWER_THROTTLE__SHIFT 0x14 #define TD_CNTL__ENABLE_ROUND_TO_ZERO_MASK 0x200000 #define TD_CNTL__ENABLE_ROUND_TO_ZERO__SHIFT 0x15 #define TD_STATUS__BUSY_MASK 0x80000000 #define TD_STATUS__BUSY__SHIFT 0x1f #define TD_DEBUG_INDEX__INDEX_MASK 0x1f #define TD_DEBUG_INDEX__INDEX__SHIFT 0x0 #define TD_DEBUG_DATA__DATA_MASK 0xffffffff #define TD_DEBUG_DATA__DATA__SHIFT 0x0 #define TD_DSM_CNTL__FORCE_SEDB_0_MASK 0x1 #define TD_DSM_CNTL__FORCE_SEDB_0__SHIFT 0x0 #define TD_DSM_CNTL__FORCE_SEDB_1_MASK 0x2 #define TD_DSM_CNTL__FORCE_SEDB_1__SHIFT 0x1 #define TD_DSM_CNTL__EN_SINGLE_WR_SEDB_MASK 0x4 #define TD_DSM_CNTL__EN_SINGLE_WR_SEDB__SHIFT 0x2 #define TD_PERFCOUNTER0_SELECT__PERF_SEL_MASK 0xff #define TD_PERFCOUNTER0_SELECT__PERF_SEL__SHIFT 0x0 #define TD_PERFCOUNTER0_SELECT__PERF_SEL1_MASK 0x3fc00 #define TD_PERFCOUNTER0_SELECT__PERF_SEL1__SHIFT 0xa #define TD_PERFCOUNTER0_SELECT__CNTR_MODE_MASK 0xf00000 #define TD_PERFCOUNTER0_SELECT__CNTR_MODE__SHIFT 0x14 #define TD_PERFCOUNTER0_SELECT__PERF_MODE1_MASK 0xf000000 #define TD_PERFCOUNTER0_SELECT__PERF_MODE1__SHIFT 0x18 #define TD_PERFCOUNTER0_SELECT__PERF_MODE_MASK 0xf0000000 #define TD_PERFCOUNTER0_SELECT__PERF_MODE__SHIFT 0x1c #define TD_PERFCOUNTER1_SELECT__PERF_SEL_MASK 0xff #define TD_PERFCOUNTER1_SELECT__PERF_SEL__SHIFT 0x0 #define TD_PERFCOUNTER1_SELECT__PERF_SEL1_MASK 0x3fc00 #define TD_PERFCOUNTER1_SELECT__PERF_SEL1__SHIFT 0xa #define TD_PERFCOUNTER1_SELECT__CNTR_MODE_MASK 0xf00000 #define TD_PERFCOUNTER1_SELECT__CNTR_MODE__SHIFT 0x14 #define TD_PERFCOUNTER1_SELECT__PERF_MODE1_MASK 0xf000000 #define TD_PERFCOUNTER1_SELECT__PERF_MODE1__SHIFT 0x18 #define TD_PERFCOUNTER1_SELECT__PERF_MODE_MASK 0xf0000000 #define TD_PERFCOUNTER1_SELECT__PERF_MODE__SHIFT 0x1c #define TD_PERFCOUNTER0_SELECT1__PERF_SEL2_MASK 0xff #define TD_PERFCOUNTER0_SELECT1__PERF_SEL2__SHIFT 0x0 #define TD_PERFCOUNTER0_SELECT1__PERF_SEL3_MASK 0x3fc00 #define TD_PERFCOUNTER0_SELECT1__PERF_SEL3__SHIFT 0xa #define TD_PERFCOUNTER0_SELECT1__PERF_MODE3_MASK 0xf000000 #define TD_PERFCOUNTER0_SELECT1__PERF_MODE3__SHIFT 0x18 #define TD_PERFCOUNTER0_SELECT1__PERF_MODE2_MASK 0xf0000000 #define TD_PERFCOUNTER0_SELECT1__PERF_MODE2__SHIFT 0x1c #define TD_PERFCOUNTER0_LO__PERFCOUNTER_LO_MASK 0xffffffff #define TD_PERFCOUNTER0_LO__PERFCOUNTER_LO__SHIFT 0x0 #define TD_PERFCOUNTER1_LO__PERFCOUNTER_LO_MASK 0xffffffff #define TD_PERFCOUNTER1_LO__PERFCOUNTER_LO__SHIFT 0x0 #define TD_PERFCOUNTER0_HI__PERFCOUNTER_HI_MASK 0xffffffff #define TD_PERFCOUNTER0_HI__PERFCOUNTER_HI__SHIFT 0x0 #define TD_PERFCOUNTER1_HI__PERFCOUNTER_HI_MASK 0xffffffff #define TD_PERFCOUNTER1_HI__PERFCOUNTER_HI__SHIFT 0x0 #define TD_SCRATCH__SCRATCH_MASK 0xffffffff #define TD_SCRATCH__SCRATCH__SHIFT 0x0 #define TA_CNTL__TC_DATA_CREDIT_MASK 0xe000 #define TA_CNTL__TC_DATA_CREDIT__SHIFT 0xd #define TA_CNTL__ALIGNER_CREDIT_MASK 0x1f0000 #define TA_CNTL__ALIGNER_CREDIT__SHIFT 0x10 #define TA_CNTL__TD_FIFO_CREDIT_MASK 0xffc00000 #define TA_CNTL__TD_FIFO_CREDIT__SHIFT 0x16 #define TA_CNTL_AUX__SCOAL_DSWIZZLE_N_MASK 0x1 #define TA_CNTL_AUX__SCOAL_DSWIZZLE_N__SHIFT 0x0 #define TA_CNTL_AUX__RESERVED_MASK 0xe #define TA_CNTL_AUX__RESERVED__SHIFT 0x1 #define TA_CNTL_AUX__ANISO_WEIGHT_MODE_MASK 0x10000 #define TA_CNTL_AUX__ANISO_WEIGHT_MODE__SHIFT 0x10 #define TA_CNTL_AUX__ANISO_RATIO_LUT_MASK 0x20000 #define TA_CNTL_AUX__ANISO_RATIO_LUT__SHIFT 0x11 #define TA_CNTL_AUX__ANISO_TAP_MASK 0x40000 #define TA_CNTL_AUX__ANISO_TAP__SHIFT 0x12 #define TA_CNTL_AUX__ANISO_MIP_ADJ_MODE_MASK 0x80000 #define TA_CNTL_AUX__ANISO_MIP_ADJ_MODE__SHIFT 0x13 #define TA_RESERVED_010C__Unused_MASK 0xffffffff #define TA_RESERVED_010C__Unused__SHIFT 0x0 #define TA_CS_BC_BASE_ADDR__ADDRESS_MASK 0xffffffff #define TA_CS_BC_BASE_ADDR__ADDRESS__SHIFT 0x0 #define TA_CS_BC_BASE_ADDR_HI__ADDRESS_MASK 0xff #define TA_CS_BC_BASE_ADDR_HI__ADDRESS__SHIFT 0x0 #define TA_STATUS__FG_PFIFO_EMPTYB_MASK 0x1000 #define TA_STATUS__FG_PFIFO_EMPTYB__SHIFT 0xc #define TA_STATUS__FG_LFIFO_EMPTYB_MASK 0x2000 #define TA_STATUS__FG_LFIFO_EMPTYB__SHIFT 0xd #define TA_STATUS__FG_SFIFO_EMPTYB_MASK 0x4000 #define TA_STATUS__FG_SFIFO_EMPTYB__SHIFT 0xe #define TA_STATUS__FL_PFIFO_EMPTYB_MASK 0x10000 #define TA_STATUS__FL_PFIFO_EMPTYB__SHIFT 0x10 #define TA_STATUS__FL_LFIFO_EMPTYB_MASK 0x20000 #define TA_STATUS__FL_LFIFO_EMPTYB__SHIFT 0x11 #define TA_STATUS__FL_SFIFO_EMPTYB_MASK 0x40000 #define TA_STATUS__FL_SFIFO_EMPTYB__SHIFT 0x12 #define TA_STATUS__FA_PFIFO_EMPTYB_MASK 0x100000 #define TA_STATUS__FA_PFIFO_EMPTYB__SHIFT 0x14 #define TA_STATUS__FA_LFIFO_EMPTYB_MASK 0x200000 #define TA_STATUS__FA_LFIFO_EMPTYB__SHIFT 0x15 #define TA_STATUS__FA_SFIFO_EMPTYB_MASK 0x400000 #define TA_STATUS__FA_SFIFO_EMPTYB__SHIFT 0x16 #define TA_STATUS__IN_BUSY_MASK 0x1000000 #define TA_STATUS__IN_BUSY__SHIFT 0x18 #define TA_STATUS__FG_BUSY_MASK 0x2000000 #define TA_STATUS__FG_BUSY__SHIFT 0x19 #define TA_STATUS__LA_BUSY_MASK 0x4000000 #define TA_STATUS__LA_BUSY__SHIFT 0x1a #define TA_STATUS__FL_BUSY_MASK 0x8000000 #define TA_STATUS__FL_BUSY__SHIFT 0x1b #define TA_STATUS__TA_BUSY_MASK 0x10000000 #define TA_STATUS__TA_BUSY__SHIFT 0x1c #define TA_STATUS__FA_BUSY_MASK 0x20000000 #define TA_STATUS__FA_BUSY__SHIFT 0x1d #define TA_STATUS__AL_BUSY_MASK 0x40000000 #define TA_STATUS__AL_BUSY__SHIFT 0x1e #define TA_STATUS__BUSY_MASK 0x80000000 #define TA_STATUS__BUSY__SHIFT 0x1f #define TA_DEBUG_INDEX__INDEX_MASK 0x1f #define TA_DEBUG_INDEX__INDEX__SHIFT 0x0 #define TA_DEBUG_DATA__DATA_MASK 0xffffffff #define TA_DEBUG_DATA__DATA__SHIFT 0x0 #define TA_PERFCOUNTER0_SELECT__PERF_SEL_MASK 0xff #define TA_PERFCOUNTER0_SELECT__PERF_SEL__SHIFT 0x0 #define TA_PERFCOUNTER0_SELECT__PERF_SEL1_MASK 0x3fc00 #define TA_PERFCOUNTER0_SELECT__PERF_SEL1__SHIFT 0xa #define TA_PERFCOUNTER0_SELECT__CNTR_MODE_MASK 0xf00000 #define TA_PERFCOUNTER0_SELECT__CNTR_MODE__SHIFT 0x14 #define TA_PERFCOUNTER0_SELECT__PERF_MODE1_MASK 0xf000000 #define TA_PERFCOUNTER0_SELECT__PERF_MODE1__SHIFT 0x18 #define TA_PERFCOUNTER0_SELECT__PERF_MODE_MASK 0xf0000000 #define TA_PERFCOUNTER0_SELECT__PERF_MODE__SHIFT 0x1c #define TA_PERFCOUNTER1_SELECT__PERF_SEL_MASK 0xff #define TA_PERFCOUNTER1_SELECT__PERF_SEL__SHIFT 0x0 #define TA_PERFCOUNTER1_SELECT__PERF_SEL1_MASK 0x3fc00 #define TA_PERFCOUNTER1_SELECT__PERF_SEL1__SHIFT 0xa #define TA_PERFCOUNTER1_SELECT__CNTR_MODE_MASK 0xf00000 #define TA_PERFCOUNTER1_SELECT__CNTR_MODE__SHIFT 0x14 #define TA_PERFCOUNTER1_SELECT__PERF_MODE1_MASK 0xf000000 #define TA_PERFCOUNTER1_SELECT__PERF_MODE1__SHIFT 0x18 #define TA_PERFCOUNTER1_SELECT__PERF_MODE_MASK 0xf0000000 #define TA_PERFCOUNTER1_SELECT__PERF_MODE__SHIFT 0x1c #define TA_PERFCOUNTER0_SELECT1__PERF_SEL2_MASK 0xff #define TA_PERFCOUNTER0_SELECT1__PERF_SEL2__SHIFT 0x0 #define TA_PERFCOUNTER0_SELECT1__PERF_SEL3_MASK 0x3fc00 #define TA_PERFCOUNTER0_SELECT1__PERF_SEL3__SHIFT 0xa #define TA_PERFCOUNTER0_SELECT1__PERF_MODE3_MASK 0xf000000 #define TA_PERFCOUNTER0_SELECT1__PERF_MODE3__SHIFT 0x18 #define TA_PERFCOUNTER0_SELECT1__PERF_MODE2_MASK 0xf0000000 #define TA_PERFCOUNTER0_SELECT1__PERF_MODE2__SHIFT 0x1c #define TA_PERFCOUNTER0_LO__PERFCOUNTER_LO_MASK 0xffffffff #define TA_PERFCOUNTER0_LO__PERFCOUNTER_LO__SHIFT 0x0 #define TA_PERFCOUNTER1_LO__PERFCOUNTER_LO_MASK 0xffffffff #define TA_PERFCOUNTER1_LO__PERFCOUNTER_LO__SHIFT 0x0 #define TA_PERFCOUNTER0_HI__PERFCOUNTER_HI_MASK 0xffffffff #define TA_PERFCOUNTER0_HI__PERFCOUNTER_HI__SHIFT 0x0 #define TA_PERFCOUNTER1_HI__PERFCOUNTER_HI_MASK 0xffffffff #define TA_PERFCOUNTER1_HI__PERFCOUNTER_HI__SHIFT 0x0 #define TA_SCRATCH__SCRATCH_MASK 0xffffffff #define TA_SCRATCH__SCRATCH__SHIFT 0x0 #define SH_HIDDEN_PRIVATE_BASE_VMID__ADDRESS_MASK 0xffffffff #define SH_HIDDEN_PRIVATE_BASE_VMID__ADDRESS__SHIFT 0x0 #define SH_STATIC_MEM_CONFIG__SWIZZLE_ENABLE_MASK 0x1 #define SH_STATIC_MEM_CONFIG__SWIZZLE_ENABLE__SHIFT 0x0 #define SH_STATIC_MEM_CONFIG__ELEMENT_SIZE_MASK 0x6 #define SH_STATIC_MEM_CONFIG__ELEMENT_SIZE__SHIFT 0x1 #define SH_STATIC_MEM_CONFIG__INDEX_STRIDE_MASK 0x18 #define SH_STATIC_MEM_CONFIG__INDEX_STRIDE__SHIFT 0x3 #define SH_STATIC_MEM_CONFIG__PRIVATE_MTYPE_MASK 0xe0 #define SH_STATIC_MEM_CONFIG__PRIVATE_MTYPE__SHIFT 0x5 #define SH_STATIC_MEM_CONFIG__READ_ONLY_CNTL_MASK 0xff00 #define SH_STATIC_MEM_CONFIG__READ_ONLY_CNTL__SHIFT 0x8 #define TCP_INVALIDATE__START_MASK 0x1 #define TCP_INVALIDATE__START__SHIFT 0x0 #define TCP_STATUS__TCP_BUSY_MASK 0x1 #define TCP_STATUS__TCP_BUSY__SHIFT 0x0 #define TCP_STATUS__INPUT_BUSY_MASK 0x2 #define TCP_STATUS__INPUT_BUSY__SHIFT 0x1 #define TCP_STATUS__ADRS_BUSY_MASK 0x4 #define TCP_STATUS__ADRS_BUSY__SHIFT 0x2 #define TCP_STATUS__TAGRAMS_BUSY_MASK 0x8 #define TCP_STATUS__TAGRAMS_BUSY__SHIFT 0x3 #define TCP_STATUS__CNTRL_BUSY_MASK 0x10 #define TCP_STATUS__CNTRL_BUSY__SHIFT 0x4 #define TCP_STATUS__LFIFO_BUSY_MASK 0x20 #define TCP_STATUS__LFIFO_BUSY__SHIFT 0x5 #define TCP_STATUS__READ_BUSY_MASK 0x40 #define TCP_STATUS__READ_BUSY__SHIFT 0x6 #define TCP_STATUS__FORMAT_BUSY_MASK 0x80 #define TCP_STATUS__FORMAT_BUSY__SHIFT 0x7 #define TCP_CNTL__FORCE_HIT_MASK 0x1 #define TCP_CNTL__FORCE_HIT__SHIFT 0x0 #define TCP_CNTL__FORCE_MISS_MASK 0x2 #define TCP_CNTL__FORCE_MISS__SHIFT 0x1 #define TCP_CNTL__L1_SIZE_MASK 0xc #define TCP_CNTL__L1_SIZE__SHIFT 0x2 #define TCP_CNTL__FLAT_BUF_HASH_ENABLE_MASK 0x10 #define TCP_CNTL__FLAT_BUF_HASH_ENABLE__SHIFT 0x4 #define TCP_CNTL__FLAT_BUF_CACHE_SWIZZLE_MASK 0x20 #define TCP_CNTL__FLAT_BUF_CACHE_SWIZZLE__SHIFT 0x5 #define TCP_CNTL__FORCE_EOW_TOTAL_CNT_MASK 0x1f8000 #define TCP_CNTL__FORCE_EOW_TOTAL_CNT__SHIFT 0xf #define TCP_CNTL__FORCE_EOW_TAGRAM_CNT_MASK 0xfc00000 #define TCP_CNTL__FORCE_EOW_TAGRAM_CNT__SHIFT 0x16 #define TCP_CNTL__DISABLE_Z_MAP_MASK 0x10000000 #define TCP_CNTL__DISABLE_Z_MAP__SHIFT 0x1c #define TCP_CNTL__INV_ALL_VMIDS_MASK 0x20000000 #define TCP_CNTL__INV_ALL_VMIDS__SHIFT 0x1d #define TCP_CHAN_STEER_LO__CHAN0_MASK 0xf #define TCP_CHAN_STEER_LO__CHAN0__SHIFT 0x0 #define TCP_CHAN_STEER_LO__CHAN1_MASK 0xf0 #define TCP_CHAN_STEER_LO__CHAN1__SHIFT 0x4 #define TCP_CHAN_STEER_LO__CHAN2_MASK 0xf00 #define TCP_CHAN_STEER_LO__CHAN2__SHIFT 0x8 #define TCP_CHAN_STEER_LO__CHAN3_MASK 0xf000 #define TCP_CHAN_STEER_LO__CHAN3__SHIFT 0xc #define TCP_CHAN_STEER_LO__CHAN4_MASK 0xf0000 #define TCP_CHAN_STEER_LO__CHAN4__SHIFT 0x10 #define TCP_CHAN_STEER_LO__CHAN5_MASK 0xf00000 #define TCP_CHAN_STEER_LO__CHAN5__SHIFT 0x14 #define TCP_CHAN_STEER_LO__CHAN6_MASK 0xf000000 #define TCP_CHAN_STEER_LO__CHAN6__SHIFT 0x18 #define TCP_CHAN_STEER_LO__CHAN7_MASK 0xf0000000 #define TCP_CHAN_STEER_LO__CHAN7__SHIFT 0x1c #define TCP_CHAN_STEER_HI__CHAN8_MASK 0xf #define TCP_CHAN_STEER_HI__CHAN8__SHIFT 0x0 #define TCP_CHAN_STEER_HI__CHAN9_MASK 0xf0 #define TCP_CHAN_STEER_HI__CHAN9__SHIFT 0x4 #define TCP_CHAN_STEER_HI__CHANA_MASK 0xf00 #define TCP_CHAN_STEER_HI__CHANA__SHIFT 0x8 #define TCP_CHAN_STEER_HI__CHANB_MASK 0xf000 #define TCP_CHAN_STEER_HI__CHANB__SHIFT 0xc #define TCP_CHAN_STEER_HI__CHANC_MASK 0xf0000 #define TCP_CHAN_STEER_HI__CHANC__SHIFT 0x10 #define TCP_CHAN_STEER_HI__CHAND_MASK 0xf00000 #define TCP_CHAN_STEER_HI__CHAND__SHIFT 0x14 #define TCP_CHAN_STEER_HI__CHANE_MASK 0xf000000 #define TCP_CHAN_STEER_HI__CHANE__SHIFT 0x18 #define TCP_CHAN_STEER_HI__CHANF_MASK 0xf0000000 #define TCP_CHAN_STEER_HI__CHANF__SHIFT 0x1c #define TCP_ADDR_CONFIG__NUM_TCC_BANKS_MASK 0xf #define TCP_ADDR_CONFIG__NUM_TCC_BANKS__SHIFT 0x0 #define TCP_ADDR_CONFIG__NUM_BANKS_MASK 0x30 #define TCP_ADDR_CONFIG__NUM_BANKS__SHIFT 0x4 #define TCP_ADDR_CONFIG__COLHI_WIDTH_MASK 0x1c0 #define TCP_ADDR_CONFIG__COLHI_WIDTH__SHIFT 0x6 #define TCP_ADDR_CONFIG__RB_SPLIT_COLHI_MASK 0x200 #define TCP_ADDR_CONFIG__RB_SPLIT_COLHI__SHIFT 0x9 #define TCP_CREDIT__LFIFO_CREDIT_MASK 0x3ff #define TCP_CREDIT__LFIFO_CREDIT__SHIFT 0x0 #define TCP_CREDIT__REQ_FIFO_CREDIT_MASK 0x7f0000 #define TCP_CREDIT__REQ_FIFO_CREDIT__SHIFT 0x10 #define TCP_CREDIT__TD_CREDIT_MASK 0xe0000000 #define TCP_CREDIT__TD_CREDIT__SHIFT 0x1d #define TCP_PERFCOUNTER0_SELECT__PERF_SEL_MASK 0x3ff #define TCP_PERFCOUNTER0_SELECT__PERF_SEL__SHIFT 0x0 #define TCP_PERFCOUNTER0_SELECT__PERF_SEL1_MASK 0xffc00 #define TCP_PERFCOUNTER0_SELECT__PERF_SEL1__SHIFT 0xa #define TCP_PERFCOUNTER0_SELECT__CNTR_MODE_MASK 0xf00000 #define TCP_PERFCOUNTER0_SELECT__CNTR_MODE__SHIFT 0x14 #define TCP_PERFCOUNTER0_SELECT__PERF_MODE1_MASK 0xf000000 #define TCP_PERFCOUNTER0_SELECT__PERF_MODE1__SHIFT 0x18 #define TCP_PERFCOUNTER0_SELECT__PERF_MODE_MASK 0xf0000000 #define TCP_PERFCOUNTER0_SELECT__PERF_MODE__SHIFT 0x1c #define TCP_PERFCOUNTER1_SELECT__PERF_SEL_MASK 0x3ff #define TCP_PERFCOUNTER1_SELECT__PERF_SEL__SHIFT 0x0 #define TCP_PERFCOUNTER1_SELECT__PERF_SEL1_MASK 0xffc00 #define TCP_PERFCOUNTER1_SELECT__PERF_SEL1__SHIFT 0xa #define TCP_PERFCOUNTER1_SELECT__CNTR_MODE_MASK 0xf00000 #define TCP_PERFCOUNTER1_SELECT__CNTR_MODE__SHIFT 0x14 #define TCP_PERFCOUNTER1_SELECT__PERF_MODE1_MASK 0xf000000 #define TCP_PERFCOUNTER1_SELECT__PERF_MODE1__SHIFT 0x18 #define TCP_PERFCOUNTER1_SELECT__PERF_MODE_MASK 0xf0000000 #define TCP_PERFCOUNTER1_SELECT__PERF_MODE__SHIFT 0x1c #define TCP_PERFCOUNTER0_SELECT1__PERF_SEL2_MASK 0x3ff #define TCP_PERFCOUNTER0_SELECT1__PERF_SEL2__SHIFT 0x0 #define TCP_PERFCOUNTER0_SELECT1__PERF_SEL3_MASK 0xffc00 #define TCP_PERFCOUNTER0_SELECT1__PERF_SEL3__SHIFT 0xa #define TCP_PERFCOUNTER0_SELECT1__PERF_MODE3_MASK 0xf000000 #define TCP_PERFCOUNTER0_SELECT1__PERF_MODE3__SHIFT 0x18 #define TCP_PERFCOUNTER0_SELECT1__PERF_MODE2_MASK 0xf0000000 #define TCP_PERFCOUNTER0_SELECT1__PERF_MODE2__SHIFT 0x1c #define TCP_PERFCOUNTER1_SELECT1__PERF_SEL2_MASK 0x3ff #define TCP_PERFCOUNTER1_SELECT1__PERF_SEL2__SHIFT 0x0 #define TCP_PERFCOUNTER1_SELECT1__PERF_SEL3_MASK 0xffc00 #define TCP_PERFCOUNTER1_SELECT1__PERF_SEL3__SHIFT 0xa #define TCP_PERFCOUNTER1_SELECT1__PERF_MODE3_MASK 0xf000000 #define TCP_PERFCOUNTER1_SELECT1__PERF_MODE3__SHIFT 0x18 #define TCP_PERFCOUNTER1_SELECT1__PERF_MODE2_MASK 0xf0000000 #define TCP_PERFCOUNTER1_SELECT1__PERF_MODE2__SHIFT 0x1c #define TCP_PERFCOUNTER2_SELECT__PERF_SEL_MASK 0x3ff #define TCP_PERFCOUNTER2_SELECT__PERF_SEL__SHIFT 0x0 #define TCP_PERFCOUNTER2_SELECT__CNTR_MODE_MASK 0xf00000 #define TCP_PERFCOUNTER2_SELECT__CNTR_MODE__SHIFT 0x14 #define TCP_PERFCOUNTER2_SELECT__PERF_MODE_MASK 0xf0000000 #define TCP_PERFCOUNTER2_SELECT__PERF_MODE__SHIFT 0x1c #define TCP_PERFCOUNTER3_SELECT__PERF_SEL_MASK 0x3ff #define TCP_PERFCOUNTER3_SELECT__PERF_SEL__SHIFT 0x0 #define TCP_PERFCOUNTER3_SELECT__CNTR_MODE_MASK 0xf00000 #define TCP_PERFCOUNTER3_SELECT__CNTR_MODE__SHIFT 0x14 #define TCP_PERFCOUNTER3_SELECT__PERF_MODE_MASK 0xf0000000 #define TCP_PERFCOUNTER3_SELECT__PERF_MODE__SHIFT 0x1c #define TCP_PERFCOUNTER0_LO__PERFCOUNTER_LO_MASK 0xffffffff #define TCP_PERFCOUNTER0_LO__PERFCOUNTER_LO__SHIFT 0x0 #define TCP_PERFCOUNTER1_LO__PERFCOUNTER_LO_MASK 0xffffffff #define TCP_PERFCOUNTER1_LO__PERFCOUNTER_LO__SHIFT 0x0 #define TCP_PERFCOUNTER2_LO__PERFCOUNTER_LO_MASK 0xffffffff #define TCP_PERFCOUNTER2_LO__PERFCOUNTER_LO__SHIFT 0x0 #define TCP_PERFCOUNTER3_LO__PERFCOUNTER_LO_MASK 0xffffffff #define TCP_PERFCOUNTER3_LO__PERFCOUNTER_LO__SHIFT 0x0 #define TCP_PERFCOUNTER0_HI__PERFCOUNTER_HI_MASK 0xffffffff #define TCP_PERFCOUNTER0_HI__PERFCOUNTER_HI__SHIFT 0x0 #define TCP_PERFCOUNTER1_HI__PERFCOUNTER_HI_MASK 0xffffffff #define TCP_PERFCOUNTER1_HI__PERFCOUNTER_HI__SHIFT 0x0 #define TCP_PERFCOUNTER2_HI__PERFCOUNTER_HI_MASK 0xffffffff #define TCP_PERFCOUNTER2_HI__PERFCOUNTER_HI__SHIFT 0x0 #define TCP_PERFCOUNTER3_HI__PERFCOUNTER_HI_MASK 0xffffffff #define TCP_PERFCOUNTER3_HI__PERFCOUNTER_HI__SHIFT 0x0 #define TCP_BUFFER_ADDR_HASH_CNTL__CHANNEL_BITS_MASK 0x7 #define TCP_BUFFER_ADDR_HASH_CNTL__CHANNEL_BITS__SHIFT 0x0 #define TCP_BUFFER_ADDR_HASH_CNTL__BANK_BITS_MASK 0x700 #define TCP_BUFFER_ADDR_HASH_CNTL__BANK_BITS__SHIFT 0x8 #define TCP_BUFFER_ADDR_HASH_CNTL__CHANNEL_XOR_COUNT_MASK 0x70000 #define TCP_BUFFER_ADDR_HASH_CNTL__CHANNEL_XOR_COUNT__SHIFT 0x10 #define TCP_BUFFER_ADDR_HASH_CNTL__BANK_XOR_COUNT_MASK 0x7000000 #define TCP_BUFFER_ADDR_HASH_CNTL__BANK_XOR_COUNT__SHIFT 0x18 #define TCP_EDC_CNT__SEC_COUNT_MASK 0xff #define TCP_EDC_CNT__SEC_COUNT__SHIFT 0x0 #define TCP_EDC_CNT__LFIFO_SED_COUNT_MASK 0xff00 #define TCP_EDC_CNT__LFIFO_SED_COUNT__SHIFT 0x8 #define TCP_EDC_CNT__DED_COUNT_MASK 0xff0000 #define TCP_EDC_CNT__DED_COUNT__SHIFT 0x10 #define TCP_EDC_CNT__UNUSED_MASK 0xff000000 #define TCP_EDC_CNT__UNUSED__SHIFT 0x18 #define TC_CFG_L1_LOAD_POLICY0__POLICY_0_MASK 0x3 #define TC_CFG_L1_LOAD_POLICY0__POLICY_0__SHIFT 0x0 #define TC_CFG_L1_LOAD_POLICY0__POLICY_1_MASK 0xc #define TC_CFG_L1_LOAD_POLICY0__POLICY_1__SHIFT 0x2 #define TC_CFG_L1_LOAD_POLICY0__POLICY_2_MASK 0x30 #define TC_CFG_L1_LOAD_POLICY0__POLICY_2__SHIFT 0x4 #define TC_CFG_L1_LOAD_POLICY0__POLICY_3_MASK 0xc0 #define TC_CFG_L1_LOAD_POLICY0__POLICY_3__SHIFT 0x6 #define TC_CFG_L1_LOAD_POLICY0__POLICY_4_MASK 0x300 #define TC_CFG_L1_LOAD_POLICY0__POLICY_4__SHIFT 0x8 #define TC_CFG_L1_LOAD_POLICY0__POLICY_5_MASK 0xc00 #define TC_CFG_L1_LOAD_POLICY0__POLICY_5__SHIFT 0xa #define TC_CFG_L1_LOAD_POLICY0__POLICY_6_MASK 0x3000 #define TC_CFG_L1_LOAD_POLICY0__POLICY_6__SHIFT 0xc #define TC_CFG_L1_LOAD_POLICY0__POLICY_7_MASK 0xc000 #define TC_CFG_L1_LOAD_POLICY0__POLICY_7__SHIFT 0xe #define TC_CFG_L1_LOAD_POLICY0__POLICY_8_MASK 0x30000 #define TC_CFG_L1_LOAD_POLICY0__POLICY_8__SHIFT 0x10 #define TC_CFG_L1_LOAD_POLICY0__POLICY_9_MASK 0xc0000 #define TC_CFG_L1_LOAD_POLICY0__POLICY_9__SHIFT 0x12 #define TC_CFG_L1_LOAD_POLICY0__POLICY_10_MASK 0x300000 #define TC_CFG_L1_LOAD_POLICY0__POLICY_10__SHIFT 0x14 #define TC_CFG_L1_LOAD_POLICY0__POLICY_11_MASK 0xc00000 #define TC_CFG_L1_LOAD_POLICY0__POLICY_11__SHIFT 0x16 #define TC_CFG_L1_LOAD_POLICY0__POLICY_12_MASK 0x3000000 #define TC_CFG_L1_LOAD_POLICY0__POLICY_12__SHIFT 0x18 #define TC_CFG_L1_LOAD_POLICY0__POLICY_13_MASK 0xc000000 #define TC_CFG_L1_LOAD_POLICY0__POLICY_13__SHIFT 0x1a #define TC_CFG_L1_LOAD_POLICY0__POLICY_14_MASK 0x30000000 #define TC_CFG_L1_LOAD_POLICY0__POLICY_14__SHIFT 0x1c #define TC_CFG_L1_LOAD_POLICY0__POLICY_15_MASK 0xc0000000 #define TC_CFG_L1_LOAD_POLICY0__POLICY_15__SHIFT 0x1e #define TC_CFG_L1_LOAD_POLICY1__POLICY_16_MASK 0x3 #define TC_CFG_L1_LOAD_POLICY1__POLICY_16__SHIFT 0x0 #define TC_CFG_L1_LOAD_POLICY1__POLICY_17_MASK 0xc #define TC_CFG_L1_LOAD_POLICY1__POLICY_17__SHIFT 0x2 #define TC_CFG_L1_LOAD_POLICY1__POLICY_18_MASK 0x30 #define TC_CFG_L1_LOAD_POLICY1__POLICY_18__SHIFT 0x4 #define TC_CFG_L1_LOAD_POLICY1__POLICY_19_MASK 0xc0 #define TC_CFG_L1_LOAD_POLICY1__POLICY_19__SHIFT 0x6 #define TC_CFG_L1_LOAD_POLICY1__POLICY_20_MASK 0x300 #define TC_CFG_L1_LOAD_POLICY1__POLICY_20__SHIFT 0x8 #define TC_CFG_L1_LOAD_POLICY1__POLICY_21_MASK 0xc00 #define TC_CFG_L1_LOAD_POLICY1__POLICY_21__SHIFT 0xa #define TC_CFG_L1_LOAD_POLICY1__POLICY_22_MASK 0x3000 #define TC_CFG_L1_LOAD_POLICY1__POLICY_22__SHIFT 0xc #define TC_CFG_L1_LOAD_POLICY1__POLICY_23_MASK 0xc000 #define TC_CFG_L1_LOAD_POLICY1__POLICY_23__SHIFT 0xe #define TC_CFG_L1_LOAD_POLICY1__POLICY_24_MASK 0x30000 #define TC_CFG_L1_LOAD_POLICY1__POLICY_24__SHIFT 0x10 #define TC_CFG_L1_LOAD_POLICY1__POLICY_25_MASK 0xc0000 #define TC_CFG_L1_LOAD_POLICY1__POLICY_25__SHIFT 0x12 #define TC_CFG_L1_LOAD_POLICY1__POLICY_26_MASK 0x300000 #define TC_CFG_L1_LOAD_POLICY1__POLICY_26__SHIFT 0x14 #define TC_CFG_L1_LOAD_POLICY1__POLICY_27_MASK 0xc00000 #define TC_CFG_L1_LOAD_POLICY1__POLICY_27__SHIFT 0x16 #define TC_CFG_L1_LOAD_POLICY1__POLICY_28_MASK 0x3000000 #define TC_CFG_L1_LOAD_POLICY1__POLICY_28__SHIFT 0x18 #define TC_CFG_L1_LOAD_POLICY1__POLICY_29_MASK 0xc000000 #define TC_CFG_L1_LOAD_POLICY1__POLICY_29__SHIFT 0x1a #define TC_CFG_L1_LOAD_POLICY1__POLICY_30_MASK 0x30000000 #define TC_CFG_L1_LOAD_POLICY1__POLICY_30__SHIFT 0x1c #define TC_CFG_L1_LOAD_POLICY1__POLICY_31_MASK 0xc0000000 #define TC_CFG_L1_LOAD_POLICY1__POLICY_31__SHIFT 0x1e #define TC_CFG_L1_STORE_POLICY__POLICY_0_MASK 0x1 #define TC_CFG_L1_STORE_POLICY__POLICY_0__SHIFT 0x0 #define TC_CFG_L1_STORE_POLICY__POLICY_1_MASK 0x2 #define TC_CFG_L1_STORE_POLICY__POLICY_1__SHIFT 0x1 #define TC_CFG_L1_STORE_POLICY__POLICY_2_MASK 0x4 #define TC_CFG_L1_STORE_POLICY__POLICY_2__SHIFT 0x2 #define TC_CFG_L1_STORE_POLICY__POLICY_3_MASK 0x8 #define TC_CFG_L1_STORE_POLICY__POLICY_3__SHIFT 0x3 #define TC_CFG_L1_STORE_POLICY__POLICY_4_MASK 0x10 #define TC_CFG_L1_STORE_POLICY__POLICY_4__SHIFT 0x4 #define TC_CFG_L1_STORE_POLICY__POLICY_5_MASK 0x20 #define TC_CFG_L1_STORE_POLICY__POLICY_5__SHIFT 0x5 #define TC_CFG_L1_STORE_POLICY__POLICY_6_MASK 0x40 #define TC_CFG_L1_STORE_POLICY__POLICY_6__SHIFT 0x6 #define TC_CFG_L1_STORE_POLICY__POLICY_7_MASK 0x80 #define TC_CFG_L1_STORE_POLICY__POLICY_7__SHIFT 0x7 #define TC_CFG_L1_STORE_POLICY__POLICY_8_MASK 0x100 #define TC_CFG_L1_STORE_POLICY__POLICY_8__SHIFT 0x8 #define TC_CFG_L1_STORE_POLICY__POLICY_9_MASK 0x200 #define TC_CFG_L1_STORE_POLICY__POLICY_9__SHIFT 0x9 #define TC_CFG_L1_STORE_POLICY__POLICY_10_MASK 0x400 #define TC_CFG_L1_STORE_POLICY__POLICY_10__SHIFT 0xa #define TC_CFG_L1_STORE_POLICY__POLICY_11_MASK 0x800 #define TC_CFG_L1_STORE_POLICY__POLICY_11__SHIFT 0xb #define TC_CFG_L1_STORE_POLICY__POLICY_12_MASK 0x1000 #define TC_CFG_L1_STORE_POLICY__POLICY_12__SHIFT 0xc #define TC_CFG_L1_STORE_POLICY__POLICY_13_MASK 0x2000 #define TC_CFG_L1_STORE_POLICY__POLICY_13__SHIFT 0xd #define TC_CFG_L1_STORE_POLICY__POLICY_14_MASK 0x4000 #define TC_CFG_L1_STORE_POLICY__POLICY_14__SHIFT 0xe #define TC_CFG_L1_STORE_POLICY__POLICY_15_MASK 0x8000 #define TC_CFG_L1_STORE_POLICY__POLICY_15__SHIFT 0xf #define TC_CFG_L1_STORE_POLICY__POLICY_16_MASK 0x10000 #define TC_CFG_L1_STORE_POLICY__POLICY_16__SHIFT 0x10 #define TC_CFG_L1_STORE_POLICY__POLICY_17_MASK 0x20000 #define TC_CFG_L1_STORE_POLICY__POLICY_17__SHIFT 0x11 #define TC_CFG_L1_STORE_POLICY__POLICY_18_MASK 0x40000 #define TC_CFG_L1_STORE_POLICY__POLICY_18__SHIFT 0x12 #define TC_CFG_L1_STORE_POLICY__POLICY_19_MASK 0x80000 #define TC_CFG_L1_STORE_POLICY__POLICY_19__SHIFT 0x13 #define TC_CFG_L1_STORE_POLICY__POLICY_20_MASK 0x100000 #define TC_CFG_L1_STORE_POLICY__POLICY_20__SHIFT 0x14 #define TC_CFG_L1_STORE_POLICY__POLICY_21_MASK 0x200000 #define TC_CFG_L1_STORE_POLICY__POLICY_21__SHIFT 0x15 #define TC_CFG_L1_STORE_POLICY__POLICY_22_MASK 0x400000 #define TC_CFG_L1_STORE_POLICY__POLICY_22__SHIFT 0x16 #define TC_CFG_L1_STORE_POLICY__POLICY_23_MASK 0x800000 #define TC_CFG_L1_STORE_POLICY__POLICY_23__SHIFT 0x17 #define TC_CFG_L1_STORE_POLICY__POLICY_24_MASK 0x1000000 #define TC_CFG_L1_STORE_POLICY__POLICY_24__SHIFT 0x18 #define TC_CFG_L1_STORE_POLICY__POLICY_25_MASK 0x2000000 #define TC_CFG_L1_STORE_POLICY__POLICY_25__SHIFT 0x19 #define TC_CFG_L1_STORE_POLICY__POLICY_26_MASK 0x4000000 #define TC_CFG_L1_STORE_POLICY__POLICY_26__SHIFT 0x1a #define TC_CFG_L1_STORE_POLICY__POLICY_27_MASK 0x8000000 #define TC_CFG_L1_STORE_POLICY__POLICY_27__SHIFT 0x1b #define TC_CFG_L1_STORE_POLICY__POLICY_28_MASK 0x10000000 #define TC_CFG_L1_STORE_POLICY__POLICY_28__SHIFT 0x1c #define TC_CFG_L1_STORE_POLICY__POLICY_29_MASK 0x20000000 #define TC_CFG_L1_STORE_POLICY__POLICY_29__SHIFT 0x1d #define TC_CFG_L1_STORE_POLICY__POLICY_30_MASK 0x40000000 #define TC_CFG_L1_STORE_POLICY__POLICY_30__SHIFT 0x1e #define TC_CFG_L1_STORE_POLICY__POLICY_31_MASK 0x80000000 #define TC_CFG_L1_STORE_POLICY__POLICY_31__SHIFT 0x1f #define TC_CFG_L2_LOAD_POLICY0__POLICY_0_MASK 0x3 #define TC_CFG_L2_LOAD_POLICY0__POLICY_0__SHIFT 0x0 #define TC_CFG_L2_LOAD_POLICY0__POLICY_1_MASK 0xc #define TC_CFG_L2_LOAD_POLICY0__POLICY_1__SHIFT 0x2 #define TC_CFG_L2_LOAD_POLICY0__POLICY_2_MASK 0x30 #define TC_CFG_L2_LOAD_POLICY0__POLICY_2__SHIFT 0x4 #define TC_CFG_L2_LOAD_POLICY0__POLICY_3_MASK 0xc0 #define TC_CFG_L2_LOAD_POLICY0__POLICY_3__SHIFT 0x6 #define TC_CFG_L2_LOAD_POLICY0__POLICY_4_MASK 0x300 #define TC_CFG_L2_LOAD_POLICY0__POLICY_4__SHIFT 0x8 #define TC_CFG_L2_LOAD_POLICY0__POLICY_5_MASK 0xc00 #define TC_CFG_L2_LOAD_POLICY0__POLICY_5__SHIFT 0xa #define TC_CFG_L2_LOAD_POLICY0__POLICY_6_MASK 0x3000 #define TC_CFG_L2_LOAD_POLICY0__POLICY_6__SHIFT 0xc #define TC_CFG_L2_LOAD_POLICY0__POLICY_7_MASK 0xc000 #define TC_CFG_L2_LOAD_POLICY0__POLICY_7__SHIFT 0xe #define TC_CFG_L2_LOAD_POLICY0__POLICY_8_MASK 0x30000 #define TC_CFG_L2_LOAD_POLICY0__POLICY_8__SHIFT 0x10 #define TC_CFG_L2_LOAD_POLICY0__POLICY_9_MASK 0xc0000 #define TC_CFG_L2_LOAD_POLICY0__POLICY_9__SHIFT 0x12 #define TC_CFG_L2_LOAD_POLICY0__POLICY_10_MASK 0x300000 #define TC_CFG_L2_LOAD_POLICY0__POLICY_10__SHIFT 0x14 #define TC_CFG_L2_LOAD_POLICY0__POLICY_11_MASK 0xc00000 #define TC_CFG_L2_LOAD_POLICY0__POLICY_11__SHIFT 0x16 #define TC_CFG_L2_LOAD_POLICY0__POLICY_12_MASK 0x3000000 #define TC_CFG_L2_LOAD_POLICY0__POLICY_12__SHIFT 0x18 #define TC_CFG_L2_LOAD_POLICY0__POLICY_13_MASK 0xc000000 #define TC_CFG_L2_LOAD_POLICY0__POLICY_13__SHIFT 0x1a #define TC_CFG_L2_LOAD_POLICY0__POLICY_14_MASK 0x30000000 #define TC_CFG_L2_LOAD_POLICY0__POLICY_14__SHIFT 0x1c #define TC_CFG_L2_LOAD_POLICY0__POLICY_15_MASK 0xc0000000 #define TC_CFG_L2_LOAD_POLICY0__POLICY_15__SHIFT 0x1e #define TC_CFG_L2_LOAD_POLICY1__POLICY_16_MASK 0x3 #define TC_CFG_L2_LOAD_POLICY1__POLICY_16__SHIFT 0x0 #define TC_CFG_L2_LOAD_POLICY1__POLICY_17_MASK 0xc #define TC_CFG_L2_LOAD_POLICY1__POLICY_17__SHIFT 0x2 #define TC_CFG_L2_LOAD_POLICY1__POLICY_18_MASK 0x30 #define TC_CFG_L2_LOAD_POLICY1__POLICY_18__SHIFT 0x4 #define TC_CFG_L2_LOAD_POLICY1__POLICY_19_MASK 0xc0 #define TC_CFG_L2_LOAD_POLICY1__POLICY_19__SHIFT 0x6 #define TC_CFG_L2_LOAD_POLICY1__POLICY_20_MASK 0x300 #define TC_CFG_L2_LOAD_POLICY1__POLICY_20__SHIFT 0x8 #define TC_CFG_L2_LOAD_POLICY1__POLICY_21_MASK 0xc00 #define TC_CFG_L2_LOAD_POLICY1__POLICY_21__SHIFT 0xa #define TC_CFG_L2_LOAD_POLICY1__POLICY_22_MASK 0x3000 #define TC_CFG_L2_LOAD_POLICY1__POLICY_22__SHIFT 0xc #define TC_CFG_L2_LOAD_POLICY1__POLICY_23_MASK 0xc000 #define TC_CFG_L2_LOAD_POLICY1__POLICY_23__SHIFT 0xe #define TC_CFG_L2_LOAD_POLICY1__POLICY_24_MASK 0x30000 #define TC_CFG_L2_LOAD_POLICY1__POLICY_24__SHIFT 0x10 #define TC_CFG_L2_LOAD_POLICY1__POLICY_25_MASK 0xc0000 #define TC_CFG_L2_LOAD_POLICY1__POLICY_25__SHIFT 0x12 #define TC_CFG_L2_LOAD_POLICY1__POLICY_26_MASK 0x300000 #define TC_CFG_L2_LOAD_POLICY1__POLICY_26__SHIFT 0x14 #define TC_CFG_L2_LOAD_POLICY1__POLICY_27_MASK 0xc00000 #define TC_CFG_L2_LOAD_POLICY1__POLICY_27__SHIFT 0x16 #define TC_CFG_L2_LOAD_POLICY1__POLICY_28_MASK 0x3000000 #define TC_CFG_L2_LOAD_POLICY1__POLICY_28__SHIFT 0x18 #define TC_CFG_L2_LOAD_POLICY1__POLICY_29_MASK 0xc000000 #define TC_CFG_L2_LOAD_POLICY1__POLICY_29__SHIFT 0x1a #define TC_CFG_L2_LOAD_POLICY1__POLICY_30_MASK 0x30000000 #define TC_CFG_L2_LOAD_POLICY1__POLICY_30__SHIFT 0x1c #define TC_CFG_L2_LOAD_POLICY1__POLICY_31_MASK 0xc0000000 #define TC_CFG_L2_LOAD_POLICY1__POLICY_31__SHIFT 0x1e #define TC_CFG_L2_STORE_POLICY0__POLICY_0_MASK 0x3 #define TC_CFG_L2_STORE_POLICY0__POLICY_0__SHIFT 0x0 #define TC_CFG_L2_STORE_POLICY0__POLICY_1_MASK 0xc #define TC_CFG_L2_STORE_POLICY0__POLICY_1__SHIFT 0x2 #define TC_CFG_L2_STORE_POLICY0__POLICY_2_MASK 0x30 #define TC_CFG_L2_STORE_POLICY0__POLICY_2__SHIFT 0x4 #define TC_CFG_L2_STORE_POLICY0__POLICY_3_MASK 0xc0 #define TC_CFG_L2_STORE_POLICY0__POLICY_3__SHIFT 0x6 #define TC_CFG_L2_STORE_POLICY0__POLICY_4_MASK 0x300 #define TC_CFG_L2_STORE_POLICY0__POLICY_4__SHIFT 0x8 #define TC_CFG_L2_STORE_POLICY0__POLICY_5_MASK 0xc00 #define TC_CFG_L2_STORE_POLICY0__POLICY_5__SHIFT 0xa #define TC_CFG_L2_STORE_POLICY0__POLICY_6_MASK 0x3000 #define TC_CFG_L2_STORE_POLICY0__POLICY_6__SHIFT 0xc #define TC_CFG_L2_STORE_POLICY0__POLICY_7_MASK 0xc000 #define TC_CFG_L2_STORE_POLICY0__POLICY_7__SHIFT 0xe #define TC_CFG_L2_STORE_POLICY0__POLICY_8_MASK 0x30000 #define TC_CFG_L2_STORE_POLICY0__POLICY_8__SHIFT 0x10 #define TC_CFG_L2_STORE_POLICY0__POLICY_9_MASK 0xc0000 #define TC_CFG_L2_STORE_POLICY0__POLICY_9__SHIFT 0x12 #define TC_CFG_L2_STORE_POLICY0__POLICY_10_MASK 0x300000 #define TC_CFG_L2_STORE_POLICY0__POLICY_10__SHIFT 0x14 #define TC_CFG_L2_STORE_POLICY0__POLICY_11_MASK 0xc00000 #define TC_CFG_L2_STORE_POLICY0__POLICY_11__SHIFT 0x16 #define TC_CFG_L2_STORE_POLICY0__POLICY_12_MASK 0x3000000 #define TC_CFG_L2_STORE_POLICY0__POLICY_12__SHIFT 0x18 #define TC_CFG_L2_STORE_POLICY0__POLICY_13_MASK 0xc000000 #define TC_CFG_L2_STORE_POLICY0__POLICY_13__SHIFT 0x1a #define TC_CFG_L2_STORE_POLICY0__POLICY_14_MASK 0x30000000 #define TC_CFG_L2_STORE_POLICY0__POLICY_14__SHIFT 0x1c #define TC_CFG_L2_STORE_POLICY0__POLICY_15_MASK 0xc0000000 #define TC_CFG_L2_STORE_POLICY0__POLICY_15__SHIFT 0x1e #define TC_CFG_L2_STORE_POLICY1__POLICY_16_MASK 0x3 #define TC_CFG_L2_STORE_POLICY1__POLICY_16__SHIFT 0x0 #define TC_CFG_L2_STORE_POLICY1__POLICY_17_MASK 0xc #define TC_CFG_L2_STORE_POLICY1__POLICY_17__SHIFT 0x2 #define TC_CFG_L2_STORE_POLICY1__POLICY_18_MASK 0x30 #define TC_CFG_L2_STORE_POLICY1__POLICY_18__SHIFT 0x4 #define TC_CFG_L2_STORE_POLICY1__POLICY_19_MASK 0xc0 #define TC_CFG_L2_STORE_POLICY1__POLICY_19__SHIFT 0x6 #define TC_CFG_L2_STORE_POLICY1__POLICY_20_MASK 0x300 #define TC_CFG_L2_STORE_POLICY1__POLICY_20__SHIFT 0x8 #define TC_CFG_L2_STORE_POLICY1__POLICY_21_MASK 0xc00 #define TC_CFG_L2_STORE_POLICY1__POLICY_21__SHIFT 0xa #define TC_CFG_L2_STORE_POLICY1__POLICY_22_MASK 0x3000 #define TC_CFG_L2_STORE_POLICY1__POLICY_22__SHIFT 0xc #define TC_CFG_L2_STORE_POLICY1__POLICY_23_MASK 0xc000 #define TC_CFG_L2_STORE_POLICY1__POLICY_23__SHIFT 0xe #define TC_CFG_L2_STORE_POLICY1__POLICY_24_MASK 0x30000 #define TC_CFG_L2_STORE_POLICY1__POLICY_24__SHIFT 0x10 #define TC_CFG_L2_STORE_POLICY1__POLICY_25_MASK 0xc0000 #define TC_CFG_L2_STORE_POLICY1__POLICY_25__SHIFT 0x12 #define TC_CFG_L2_STORE_POLICY1__POLICY_26_MASK 0x300000 #define TC_CFG_L2_STORE_POLICY1__POLICY_26__SHIFT 0x14 #define TC_CFG_L2_STORE_POLICY1__POLICY_27_MASK 0xc00000 #define TC_CFG_L2_STORE_POLICY1__POLICY_27__SHIFT 0x16 #define TC_CFG_L2_STORE_POLICY1__POLICY_28_MASK 0x3000000 #define TC_CFG_L2_STORE_POLICY1__POLICY_28__SHIFT 0x18 #define TC_CFG_L2_STORE_POLICY1__POLICY_29_MASK 0xc000000 #define TC_CFG_L2_STORE_POLICY1__POLICY_29__SHIFT 0x1a #define TC_CFG_L2_STORE_POLICY1__POLICY_30_MASK 0x30000000 #define TC_CFG_L2_STORE_POLICY1__POLICY_30__SHIFT 0x1c #define TC_CFG_L2_STORE_POLICY1__POLICY_31_MASK 0xc0000000 #define TC_CFG_L2_STORE_POLICY1__POLICY_31__SHIFT 0x1e #define TC_CFG_L2_ATOMIC_POLICY__POLICY_0_MASK 0x3 #define TC_CFG_L2_ATOMIC_POLICY__POLICY_0__SHIFT 0x0 #define TC_CFG_L2_ATOMIC_POLICY__POLICY_1_MASK 0xc #define TC_CFG_L2_ATOMIC_POLICY__POLICY_1__SHIFT 0x2 #define TC_CFG_L2_ATOMIC_POLICY__POLICY_2_MASK 0x30 #define TC_CFG_L2_ATOMIC_POLICY__POLICY_2__SHIFT 0x4 #define TC_CFG_L2_ATOMIC_POLICY__POLICY_3_MASK 0xc0 #define TC_CFG_L2_ATOMIC_POLICY__POLICY_3__SHIFT 0x6 #define TC_CFG_L2_ATOMIC_POLICY__POLICY_4_MASK 0x300 #define TC_CFG_L2_ATOMIC_POLICY__POLICY_4__SHIFT 0x8 #define TC_CFG_L2_ATOMIC_POLICY__POLICY_5_MASK 0xc00 #define TC_CFG_L2_ATOMIC_POLICY__POLICY_5__SHIFT 0xa #define TC_CFG_L2_ATOMIC_POLICY__POLICY_6_MASK 0x3000 #define TC_CFG_L2_ATOMIC_POLICY__POLICY_6__SHIFT 0xc #define TC_CFG_L2_ATOMIC_POLICY__POLICY_7_MASK 0xc000 #define TC_CFG_L2_ATOMIC_POLICY__POLICY_7__SHIFT 0xe #define TC_CFG_L2_ATOMIC_POLICY__POLICY_8_MASK 0x30000 #define TC_CFG_L2_ATOMIC_POLICY__POLICY_8__SHIFT 0x10 #define TC_CFG_L2_ATOMIC_POLICY__POLICY_9_MASK 0xc0000 #define TC_CFG_L2_ATOMIC_POLICY__POLICY_9__SHIFT 0x12 #define TC_CFG_L2_ATOMIC_POLICY__POLICY_10_MASK 0x300000 #define TC_CFG_L2_ATOMIC_POLICY__POLICY_10__SHIFT 0x14 #define TC_CFG_L2_ATOMIC_POLICY__POLICY_11_MASK 0xc00000 #define TC_CFG_L2_ATOMIC_POLICY__POLICY_11__SHIFT 0x16 #define TC_CFG_L2_ATOMIC_POLICY__POLICY_12_MASK 0x3000000 #define TC_CFG_L2_ATOMIC_POLICY__POLICY_12__SHIFT 0x18 #define TC_CFG_L2_ATOMIC_POLICY__POLICY_13_MASK 0xc000000 #define TC_CFG_L2_ATOMIC_POLICY__POLICY_13__SHIFT 0x1a #define TC_CFG_L2_ATOMIC_POLICY__POLICY_14_MASK 0x30000000 #define TC_CFG_L2_ATOMIC_POLICY__POLICY_14__SHIFT 0x1c #define TC_CFG_L2_ATOMIC_POLICY__POLICY_15_MASK 0xc0000000 #define TC_CFG_L2_ATOMIC_POLICY__POLICY_15__SHIFT 0x1e #define TC_CFG_L1_VOLATILE__VOL_MASK 0xf #define TC_CFG_L1_VOLATILE__VOL__SHIFT 0x0 #define TC_CFG_L2_VOLATILE__VOL_MASK 0xf #define TC_CFG_L2_VOLATILE__VOL__SHIFT 0x0 #define TCP_WATCH0_ADDR_H__ADDR_MASK 0xffff #define TCP_WATCH0_ADDR_H__ADDR__SHIFT 0x0 #define TCP_WATCH1_ADDR_H__ADDR_MASK 0xffff #define TCP_WATCH1_ADDR_H__ADDR__SHIFT 0x0 #define TCP_WATCH2_ADDR_H__ADDR_MASK 0xffff #define TCP_WATCH2_ADDR_H__ADDR__SHIFT 0x0 #define TCP_WATCH3_ADDR_H__ADDR_MASK 0xffff #define TCP_WATCH3_ADDR_H__ADDR__SHIFT 0x0 #define TCP_WATCH0_ADDR_L__ADDR_MASK 0xffffffc0 #define TCP_WATCH0_ADDR_L__ADDR__SHIFT 0x6 #define TCP_WATCH1_ADDR_L__ADDR_MASK 0xffffffc0 #define TCP_WATCH1_ADDR_L__ADDR__SHIFT 0x6 #define TCP_WATCH2_ADDR_L__ADDR_MASK 0xffffffc0 #define TCP_WATCH2_ADDR_L__ADDR__SHIFT 0x6 #define TCP_WATCH3_ADDR_L__ADDR_MASK 0xffffffc0 #define TCP_WATCH3_ADDR_L__ADDR__SHIFT 0x6 #define TCP_WATCH0_CNTL__MASK_MASK 0xffffff #define TCP_WATCH0_CNTL__MASK__SHIFT 0x0 #define TCP_WATCH0_CNTL__VMID_MASK 0xf000000 #define TCP_WATCH0_CNTL__VMID__SHIFT 0x18 #define TCP_WATCH0_CNTL__MODE_MASK 0x60000000 #define TCP_WATCH0_CNTL__MODE__SHIFT 0x1d #define TCP_WATCH0_CNTL__VALID_MASK 0x80000000 #define TCP_WATCH0_CNTL__VALID__SHIFT 0x1f #define TCP_WATCH1_CNTL__MASK_MASK 0xffffff #define TCP_WATCH1_CNTL__MASK__SHIFT 0x0 #define TCP_WATCH1_CNTL__VMID_MASK 0xf000000 #define TCP_WATCH1_CNTL__VMID__SHIFT 0x18 #define TCP_WATCH1_CNTL__MODE_MASK 0x60000000 #define TCP_WATCH1_CNTL__MODE__SHIFT 0x1d #define TCP_WATCH1_CNTL__VALID_MASK 0x80000000 #define TCP_WATCH1_CNTL__VALID__SHIFT 0x1f #define TCP_WATCH2_CNTL__MASK_MASK 0xffffff #define TCP_WATCH2_CNTL__MASK__SHIFT 0x0 #define TCP_WATCH2_CNTL__VMID_MASK 0xf000000 #define TCP_WATCH2_CNTL__VMID__SHIFT 0x18 #define TCP_WATCH2_CNTL__MODE_MASK 0x60000000 #define TCP_WATCH2_CNTL__MODE__SHIFT 0x1d #define TCP_WATCH2_CNTL__VALID_MASK 0x80000000 #define TCP_WATCH2_CNTL__VALID__SHIFT 0x1f #define TCP_WATCH3_CNTL__MASK_MASK 0xffffff #define TCP_WATCH3_CNTL__MASK__SHIFT 0x0 #define TCP_WATCH3_CNTL__VMID_MASK 0xf000000 #define TCP_WATCH3_CNTL__VMID__SHIFT 0x18 #define TCP_WATCH3_CNTL__MODE_MASK 0x60000000 #define TCP_WATCH3_CNTL__MODE__SHIFT 0x1d #define TCP_WATCH3_CNTL__VALID_MASK 0x80000000 #define TCP_WATCH3_CNTL__VALID__SHIFT 0x1f #define TCP_GATCL1_CNTL__INVALIDATE_ALL_VMID_MASK 0x2000000 #define TCP_GATCL1_CNTL__INVALIDATE_ALL_VMID__SHIFT 0x19 #define TCP_GATCL1_CNTL__FORCE_MISS_MASK 0x4000000 #define TCP_GATCL1_CNTL__FORCE_MISS__SHIFT 0x1a #define TCP_GATCL1_CNTL__FORCE_IN_ORDER_MASK 0x8000000 #define TCP_GATCL1_CNTL__FORCE_IN_ORDER__SHIFT 0x1b #define TCP_GATCL1_CNTL__REDUCE_FIFO_DEPTH_BY_2_MASK 0x30000000 #define TCP_GATCL1_CNTL__REDUCE_FIFO_DEPTH_BY_2__SHIFT 0x1c #define TCP_GATCL1_CNTL__REDUCE_CACHE_SIZE_BY_2_MASK 0xc0000000 #define TCP_GATCL1_CNTL__REDUCE_CACHE_SIZE_BY_2__SHIFT 0x1e #define TCP_ATC_EDC_GATCL1_CNT__DATA_SEC_MASK 0xff #define TCP_ATC_EDC_GATCL1_CNT__DATA_SEC__SHIFT 0x0 #define TCP_GATCL1_DSM_CNTL__SEL_DSM_TCP_GATCL1_IRRITATOR_DATA_A0_MASK 0x1 #define TCP_GATCL1_DSM_CNTL__SEL_DSM_TCP_GATCL1_IRRITATOR_DATA_A0__SHIFT 0x0 #define TCP_GATCL1_DSM_CNTL__SEL_DSM_TCP_GATCL1_IRRITATOR_DATA_A1_MASK 0x2 #define TCP_GATCL1_DSM_CNTL__SEL_DSM_TCP_GATCL1_IRRITATOR_DATA_A1__SHIFT 0x1 #define TCP_GATCL1_DSM_CNTL__TCP_GATCL1_ENABLE_SINGLE_WRITE_A_MASK 0x4 #define TCP_GATCL1_DSM_CNTL__TCP_GATCL1_ENABLE_SINGLE_WRITE_A__SHIFT 0x2 #define TCP_DSM_CNTL__CACHE_RAM_IRRITATOR_DATA_SEL_MASK 0x3 #define TCP_DSM_CNTL__CACHE_RAM_IRRITATOR_DATA_SEL__SHIFT 0x0 #define TCP_DSM_CNTL__CACHE_RAM_IRRITATOR_SINGLE_WRITE_MASK 0x4 #define TCP_DSM_CNTL__CACHE_RAM_IRRITATOR_SINGLE_WRITE__SHIFT 0x2 #define TCP_DSM_CNTL__LFIFO_RAM_IRRITATOR_DATA_SEL_MASK 0x18 #define TCP_DSM_CNTL__LFIFO_RAM_IRRITATOR_DATA_SEL__SHIFT 0x3 #define TCP_DSM_CNTL__LFIFO_RAM_IRRITATOR_SINGLE_WRITE_MASK 0x20 #define TCP_DSM_CNTL__LFIFO_RAM_IRRITATOR_SINGLE_WRITE__SHIFT 0x5 #define TCP_CNTL2__LS_DISABLE_CLOCKS_MASK 0xff #define TCP_CNTL2__LS_DISABLE_CLOCKS__SHIFT 0x0 #define TD_CGTT_CTRL__ON_DELAY_MASK 0xf #define TD_CGTT_CTRL__ON_DELAY__SHIFT 0x0 #define TD_CGTT_CTRL__OFF_HYSTERESIS_MASK 0xff0 #define TD_CGTT_CTRL__OFF_HYSTERESIS__SHIFT 0x4 #define TD_CGTT_CTRL__SOFT_OVERRIDE7_MASK 0x1000000 #define TD_CGTT_CTRL__SOFT_OVERRIDE7__SHIFT 0x18 #define TD_CGTT_CTRL__SOFT_OVERRIDE6_MASK 0x2000000 #define TD_CGTT_CTRL__SOFT_OVERRIDE6__SHIFT 0x19 #define TD_CGTT_CTRL__SOFT_OVERRIDE5_MASK 0x4000000 #define TD_CGTT_CTRL__SOFT_OVERRIDE5__SHIFT 0x1a #define TD_CGTT_CTRL__SOFT_OVERRIDE4_MASK 0x8000000 #define TD_CGTT_CTRL__SOFT_OVERRIDE4__SHIFT 0x1b #define TD_CGTT_CTRL__SOFT_OVERRIDE3_MASK 0x10000000 #define TD_CGTT_CTRL__SOFT_OVERRIDE3__SHIFT 0x1c #define TD_CGTT_CTRL__SOFT_OVERRIDE2_MASK 0x20000000 #define TD_CGTT_CTRL__SOFT_OVERRIDE2__SHIFT 0x1d #define TD_CGTT_CTRL__SOFT_OVERRIDE1_MASK 0x40000000 #define TD_CGTT_CTRL__SOFT_OVERRIDE1__SHIFT 0x1e #define TD_CGTT_CTRL__SOFT_OVERRIDE0_MASK 0x80000000 #define TD_CGTT_CTRL__SOFT_OVERRIDE0__SHIFT 0x1f #define TA_CGTT_CTRL__ON_DELAY_MASK 0xf #define TA_CGTT_CTRL__ON_DELAY__SHIFT 0x0 #define TA_CGTT_CTRL__OFF_HYSTERESIS_MASK 0xff0 #define TA_CGTT_CTRL__OFF_HYSTERESIS__SHIFT 0x4 #define TA_CGTT_CTRL__SOFT_OVERRIDE7_MASK 0x1000000 #define TA_CGTT_CTRL__SOFT_OVERRIDE7__SHIFT 0x18 #define TA_CGTT_CTRL__SOFT_OVERRIDE6_MASK 0x2000000 #define TA_CGTT_CTRL__SOFT_OVERRIDE6__SHIFT 0x19 #define TA_CGTT_CTRL__SOFT_OVERRIDE5_MASK 0x4000000 #define TA_CGTT_CTRL__SOFT_OVERRIDE5__SHIFT 0x1a #define TA_CGTT_CTRL__SOFT_OVERRIDE4_MASK 0x8000000 #define TA_CGTT_CTRL__SOFT_OVERRIDE4__SHIFT 0x1b #define TA_CGTT_CTRL__SOFT_OVERRIDE3_MASK 0x10000000 #define TA_CGTT_CTRL__SOFT_OVERRIDE3__SHIFT 0x1c #define TA_CGTT_CTRL__SOFT_OVERRIDE2_MASK 0x20000000 #define TA_CGTT_CTRL__SOFT_OVERRIDE2__SHIFT 0x1d #define TA_CGTT_CTRL__SOFT_OVERRIDE1_MASK 0x40000000 #define TA_CGTT_CTRL__SOFT_OVERRIDE1__SHIFT 0x1e #define TA_CGTT_CTRL__SOFT_OVERRIDE0_MASK 0x80000000 #define TA_CGTT_CTRL__SOFT_OVERRIDE0__SHIFT 0x1f #define CGTT_TCP_CLK_CTRL__ON_DELAY_MASK 0xf #define CGTT_TCP_CLK_CTRL__ON_DELAY__SHIFT 0x0 #define CGTT_TCP_CLK_CTRL__OFF_HYSTERESIS_MASK 0xff0 #define CGTT_TCP_CLK_CTRL__OFF_HYSTERESIS__SHIFT 0x4 #define CGTT_TCP_CLK_CTRL__SOFT_OVERRIDE7_MASK 0x1000000 #define CGTT_TCP_CLK_CTRL__SOFT_OVERRIDE7__SHIFT 0x18 #define CGTT_TCP_CLK_CTRL__SOFT_OVERRIDE6_MASK 0x2000000 #define CGTT_TCP_CLK_CTRL__SOFT_OVERRIDE6__SHIFT 0x19 #define CGTT_TCP_CLK_CTRL__SOFT_OVERRIDE5_MASK 0x4000000 #define CGTT_TCP_CLK_CTRL__SOFT_OVERRIDE5__SHIFT 0x1a #define CGTT_TCP_CLK_CTRL__SOFT_OVERRIDE4_MASK 0x8000000 #define CGTT_TCP_CLK_CTRL__SOFT_OVERRIDE4__SHIFT 0x1b #define CGTT_TCP_CLK_CTRL__SOFT_OVERRIDE3_MASK 0x10000000 #define CGTT_TCP_CLK_CTRL__SOFT_OVERRIDE3__SHIFT 0x1c #define CGTT_TCP_CLK_CTRL__SOFT_OVERRIDE2_MASK 0x20000000 #define CGTT_TCP_CLK_CTRL__SOFT_OVERRIDE2__SHIFT 0x1d #define CGTT_TCP_CLK_CTRL__SOFT_OVERRIDE1_MASK 0x40000000 #define CGTT_TCP_CLK_CTRL__SOFT_OVERRIDE1__SHIFT 0x1e #define CGTT_TCP_CLK_CTRL__SOFT_OVERRIDE0_MASK 0x80000000 #define CGTT_TCP_CLK_CTRL__SOFT_OVERRIDE0__SHIFT 0x1f #define CGTT_TCI_CLK_CTRL__ON_DELAY_MASK 0xf #define CGTT_TCI_CLK_CTRL__ON_DELAY__SHIFT 0x0 #define CGTT_TCI_CLK_CTRL__OFF_HYSTERESIS_MASK 0xff0 #define CGTT_TCI_CLK_CTRL__OFF_HYSTERESIS__SHIFT 0x4 #define CGTT_TCI_CLK_CTRL__SOFT_OVERRIDE7_MASK 0x1000000 #define CGTT_TCI_CLK_CTRL__SOFT_OVERRIDE7__SHIFT 0x18 #define CGTT_TCI_CLK_CTRL__SOFT_OVERRIDE6_MASK 0x2000000 #define CGTT_TCI_CLK_CTRL__SOFT_OVERRIDE6__SHIFT 0x19 #define CGTT_TCI_CLK_CTRL__SOFT_OVERRIDE5_MASK 0x4000000 #define CGTT_TCI_CLK_CTRL__SOFT_OVERRIDE5__SHIFT 0x1a #define CGTT_TCI_CLK_CTRL__SOFT_OVERRIDE4_MASK 0x8000000 #define CGTT_TCI_CLK_CTRL__SOFT_OVERRIDE4__SHIFT 0x1b #define CGTT_TCI_CLK_CTRL__SOFT_OVERRIDE3_MASK 0x10000000 #define CGTT_TCI_CLK_CTRL__SOFT_OVERRIDE3__SHIFT 0x1c #define CGTT_TCI_CLK_CTRL__SOFT_OVERRIDE2_MASK 0x20000000 #define CGTT_TCI_CLK_CTRL__SOFT_OVERRIDE2__SHIFT 0x1d #define CGTT_TCI_CLK_CTRL__SOFT_OVERRIDE1_MASK 0x40000000 #define CGTT_TCI_CLK_CTRL__SOFT_OVERRIDE1__SHIFT 0x1e #define CGTT_TCI_CLK_CTRL__SOFT_OVERRIDE0_MASK 0x80000000 #define CGTT_TCI_CLK_CTRL__SOFT_OVERRIDE0__SHIFT 0x1f #define TCI_STATUS__TCI_BUSY_MASK 0x1 #define TCI_STATUS__TCI_BUSY__SHIFT 0x0 #define TCI_CNTL_1__WBINVL1_NUM_CYCLES_MASK 0xffff #define TCI_CNTL_1__WBINVL1_NUM_CYCLES__SHIFT 0x0 #define TCI_CNTL_1__REQ_FIFO_DEPTH_MASK 0xff0000 #define TCI_CNTL_1__REQ_FIFO_DEPTH__SHIFT 0x10 #define TCI_CNTL_1__WDATA_RAM_DEPTH_MASK 0xff000000 #define TCI_CNTL_1__WDATA_RAM_DEPTH__SHIFT 0x18 #define TCI_CNTL_2__L1_INVAL_ON_WBINVL2_MASK 0x1 #define TCI_CNTL_2__L1_INVAL_ON_WBINVL2__SHIFT 0x0 #define TCI_CNTL_2__TCA_MAX_CREDIT_MASK 0x1fe #define TCI_CNTL_2__TCA_MAX_CREDIT__SHIFT 0x1 #define GDS_CONFIG__SH0_GPR_PHASE_SEL_MASK 0x6 #define GDS_CONFIG__SH0_GPR_PHASE_SEL__SHIFT 0x1 #define GDS_CONFIG__SH1_GPR_PHASE_SEL_MASK 0x18 #define GDS_CONFIG__SH1_GPR_PHASE_SEL__SHIFT 0x3 #define GDS_CONFIG__SH2_GPR_PHASE_SEL_MASK 0x60 #define GDS_CONFIG__SH2_GPR_PHASE_SEL__SHIFT 0x5 #define GDS_CONFIG__SH3_GPR_PHASE_SEL_MASK 0x180 #define GDS_CONFIG__SH3_GPR_PHASE_SEL__SHIFT 0x7 #define GDS_CNTL_STATUS__GDS_BUSY_MASK 0x1 #define GDS_CNTL_STATUS__GDS_BUSY__SHIFT 0x0 #define GDS_CNTL_STATUS__GRBM_WBUF_BUSY_MASK 0x2 #define GDS_CNTL_STATUS__GRBM_WBUF_BUSY__SHIFT 0x1 #define GDS_CNTL_STATUS__ORD_APP_BUSY_MASK 0x4 #define GDS_CNTL_STATUS__ORD_APP_BUSY__SHIFT 0x2 #define GDS_CNTL_STATUS__DS_BANK_CONFLICT_MASK 0x8 #define GDS_CNTL_STATUS__DS_BANK_CONFLICT__SHIFT 0x3 #define GDS_CNTL_STATUS__DS_ADDR_CONFLICT_MASK 0x10 #define GDS_CNTL_STATUS__DS_ADDR_CONFLICT__SHIFT 0x4 #define GDS_CNTL_STATUS__DS_WR_CLAMP_MASK 0x20 #define GDS_CNTL_STATUS__DS_WR_CLAMP__SHIFT 0x5 #define GDS_CNTL_STATUS__DS_RD_CLAMP_MASK 0x40 #define GDS_CNTL_STATUS__DS_RD_CLAMP__SHIFT 0x6 #define GDS_CNTL_STATUS__GRBM_RBUF_BUSY_MASK 0x80 #define GDS_CNTL_STATUS__GRBM_RBUF_BUSY__SHIFT 0x7 #define GDS_CNTL_STATUS__DS_BUSY_MASK 0x100 #define GDS_CNTL_STATUS__DS_BUSY__SHIFT 0x8 #define GDS_CNTL_STATUS__GWS_BUSY_MASK 0x200 #define GDS_CNTL_STATUS__GWS_BUSY__SHIFT 0x9 #define GDS_CNTL_STATUS__ORD_FIFO_BUSY_MASK 0x400 #define GDS_CNTL_STATUS__ORD_FIFO_BUSY__SHIFT 0xa #define GDS_CNTL_STATUS__CREDIT_BUSY0_MASK 0x800 #define GDS_CNTL_STATUS__CREDIT_BUSY0__SHIFT 0xb #define GDS_CNTL_STATUS__CREDIT_BUSY1_MASK 0x1000 #define GDS_CNTL_STATUS__CREDIT_BUSY1__SHIFT 0xc #define GDS_CNTL_STATUS__CREDIT_BUSY2_MASK 0x2000 #define GDS_CNTL_STATUS__CREDIT_BUSY2__SHIFT 0xd #define GDS_CNTL_STATUS__CREDIT_BUSY3_MASK 0x4000 #define GDS_CNTL_STATUS__CREDIT_BUSY3__SHIFT 0xe #define GDS_ENHANCE2__MISC_MASK 0xffff #define GDS_ENHANCE2__MISC__SHIFT 0x0 #define GDS_ENHANCE2__UNUSED_MASK 0xffff0000 #define GDS_ENHANCE2__UNUSED__SHIFT 0x10 #define GDS_PROTECTION_FAULT__WRITE_DIS_MASK 0x1 #define GDS_PROTECTION_FAULT__WRITE_DIS__SHIFT 0x0 #define GDS_PROTECTION_FAULT__FAULT_DETECTED_MASK 0x2 #define GDS_PROTECTION_FAULT__FAULT_DETECTED__SHIFT 0x1 #define GDS_PROTECTION_FAULT__GRBM_MASK 0x4 #define GDS_PROTECTION_FAULT__GRBM__SHIFT 0x2 #define GDS_PROTECTION_FAULT__SH_ID_MASK 0x38 #define GDS_PROTECTION_FAULT__SH_ID__SHIFT 0x3 #define GDS_PROTECTION_FAULT__CU_ID_MASK 0x3c0 #define GDS_PROTECTION_FAULT__CU_ID__SHIFT 0x6 #define GDS_PROTECTION_FAULT__SIMD_ID_MASK 0xc00 #define GDS_PROTECTION_FAULT__SIMD_ID__SHIFT 0xa #define GDS_PROTECTION_FAULT__WAVE_ID_MASK 0xf000 #define GDS_PROTECTION_FAULT__WAVE_ID__SHIFT 0xc #define GDS_PROTECTION_FAULT__ADDRESS_MASK 0xffff0000 #define GDS_PROTECTION_FAULT__ADDRESS__SHIFT 0x10 #define GDS_VM_PROTECTION_FAULT__WRITE_DIS_MASK 0x1 #define GDS_VM_PROTECTION_FAULT__WRITE_DIS__SHIFT 0x0 #define GDS_VM_PROTECTION_FAULT__FAULT_DETECTED_MASK 0x2 #define GDS_VM_PROTECTION_FAULT__FAULT_DETECTED__SHIFT 0x1 #define GDS_VM_PROTECTION_FAULT__GWS_MASK 0x4 #define GDS_VM_PROTECTION_FAULT__GWS__SHIFT 0x2 #define GDS_VM_PROTECTION_FAULT__OA_MASK 0x8 #define GDS_VM_PROTECTION_FAULT__OA__SHIFT 0x3 #define GDS_VM_PROTECTION_FAULT__GRBM_MASK 0x10 #define GDS_VM_PROTECTION_FAULT__GRBM__SHIFT 0x4 #define GDS_VM_PROTECTION_FAULT__VMID_MASK 0xf00 #define GDS_VM_PROTECTION_FAULT__VMID__SHIFT 0x8 #define GDS_VM_PROTECTION_FAULT__ADDRESS_MASK 0xffff0000 #define GDS_VM_PROTECTION_FAULT__ADDRESS__SHIFT 0x10 #define GDS_EDC_CNT__DED_MASK 0xff #define GDS_EDC_CNT__DED__SHIFT 0x0 #define GDS_EDC_CNT__SED_MASK 0xff00 #define GDS_EDC_CNT__SED__SHIFT 0x8 #define GDS_EDC_CNT__SEC_MASK 0xff0000 #define GDS_EDC_CNT__SEC__SHIFT 0x10 #define GDS_EDC_GRBM_CNT__DED_MASK 0xff #define GDS_EDC_GRBM_CNT__DED__SHIFT 0x0 #define GDS_EDC_GRBM_CNT__SEC_MASK 0xff0000 #define GDS_EDC_GRBM_CNT__SEC__SHIFT 0x10 #define GDS_EDC_OA_DED__ME0_GFXHP3D_PIX_DED_MASK 0x1 #define GDS_EDC_OA_DED__ME0_GFXHP3D_PIX_DED__SHIFT 0x0 #define GDS_EDC_OA_DED__ME0_GFXHP3D_VTX_DED_MASK 0x2 #define GDS_EDC_OA_DED__ME0_GFXHP3D_VTX_DED__SHIFT 0x1 #define GDS_EDC_OA_DED__ME0_CS_DED_MASK 0x4 #define GDS_EDC_OA_DED__ME0_CS_DED__SHIFT 0x2 #define GDS_EDC_OA_DED__UNUSED0_MASK 0x8 #define GDS_EDC_OA_DED__UNUSED0__SHIFT 0x3 #define GDS_EDC_OA_DED__ME1_PIPE0_DED_MASK 0x10 #define GDS_EDC_OA_DED__ME1_PIPE0_DED__SHIFT 0x4 #define GDS_EDC_OA_DED__ME1_PIPE1_DED_MASK 0x20 #define GDS_EDC_OA_DED__ME1_PIPE1_DED__SHIFT 0x5 #define GDS_EDC_OA_DED__ME1_PIPE2_DED_MASK 0x40 #define GDS_EDC_OA_DED__ME1_PIPE2_DED__SHIFT 0x6 #define GDS_EDC_OA_DED__ME1_PIPE3_DED_MASK 0x80 #define GDS_EDC_OA_DED__ME1_PIPE3_DED__SHIFT 0x7 #define GDS_EDC_OA_DED__ME2_PIPE0_DED_MASK 0x100 #define GDS_EDC_OA_DED__ME2_PIPE0_DED__SHIFT 0x8 #define GDS_EDC_OA_DED__ME2_PIPE1_DED_MASK 0x200 #define GDS_EDC_OA_DED__ME2_PIPE1_DED__SHIFT 0x9 #define GDS_EDC_OA_DED__ME2_PIPE2_DED_MASK 0x400 #define GDS_EDC_OA_DED__ME2_PIPE2_DED__SHIFT 0xa #define GDS_EDC_OA_DED__ME2_PIPE3_DED_MASK 0x800 #define GDS_EDC_OA_DED__ME2_PIPE3_DED__SHIFT 0xb #define GDS_EDC_OA_DED__UNUSED1_MASK 0xfffff000 #define GDS_EDC_OA_DED__UNUSED1__SHIFT 0xc #define GDS_DEBUG_CNTL__GDS_DEBUG_INDX_MASK 0x1f #define GDS_DEBUG_CNTL__GDS_DEBUG_INDX__SHIFT 0x0 #define GDS_DEBUG_CNTL__UNUSED_MASK 0xffffffe0 #define GDS_DEBUG_CNTL__UNUSED__SHIFT 0x5 #define GDS_DEBUG_DATA__DATA_MASK 0xffffffff #define GDS_DEBUG_DATA__DATA__SHIFT 0x0 #define GDS_DSM_CNTL__SEL_DSM_GDS_IRRITATOR_DATA_A_0_MASK 0x1 #define GDS_DSM_CNTL__SEL_DSM_GDS_IRRITATOR_DATA_A_0__SHIFT 0x0 #define GDS_DSM_CNTL__SEL_DSM_GDS_IRRITATOR_DATA_A_1_MASK 0x2 #define GDS_DSM_CNTL__SEL_DSM_GDS_IRRITATOR_DATA_A_1__SHIFT 0x1 #define GDS_DSM_CNTL__GDS_ENABLE_SINGLE_WRITE_A_MASK 0x4 #define GDS_DSM_CNTL__GDS_ENABLE_SINGLE_WRITE_A__SHIFT 0x2 #define GDS_DSM_CNTL__SEL_DSM_GDS_IRRITATOR_DATA_B_0_MASK 0x8 #define GDS_DSM_CNTL__SEL_DSM_GDS_IRRITATOR_DATA_B_0__SHIFT 0x3 #define GDS_DSM_CNTL__SEL_DSM_GDS_IRRITATOR_DATA_B_1_MASK 0x10 #define GDS_DSM_CNTL__SEL_DSM_GDS_IRRITATOR_DATA_B_1__SHIFT 0x4 #define GDS_DSM_CNTL__GDS_ENABLE_SINGLE_WRITE_B_MASK 0x20 #define GDS_DSM_CNTL__GDS_ENABLE_SINGLE_WRITE_B__SHIFT 0x5 #define GDS_DSM_CNTL__UNUSED_MASK 0xffffffc0 #define GDS_DSM_CNTL__UNUSED__SHIFT 0x6 #define CGTT_GDS_CLK_CTRL__ON_DELAY_MASK 0xf #define CGTT_GDS_CLK_CTRL__ON_DELAY__SHIFT 0x0 #define CGTT_GDS_CLK_CTRL__OFF_HYSTERESIS_MASK 0xff0 #define CGTT_GDS_CLK_CTRL__OFF_HYSTERESIS__SHIFT 0x4 #define CGTT_GDS_CLK_CTRL__SOFT_OVERRIDE7_MASK 0x1000000 #define CGTT_GDS_CLK_CTRL__SOFT_OVERRIDE7__SHIFT 0x18 #define CGTT_GDS_CLK_CTRL__SOFT_OVERRIDE6_MASK 0x2000000 #define CGTT_GDS_CLK_CTRL__SOFT_OVERRIDE6__SHIFT 0x19 #define CGTT_GDS_CLK_CTRL__SOFT_OVERRIDE5_MASK 0x4000000 #define CGTT_GDS_CLK_CTRL__SOFT_OVERRIDE5__SHIFT 0x1a #define CGTT_GDS_CLK_CTRL__SOFT_OVERRIDE4_MASK 0x8000000 #define CGTT_GDS_CLK_CTRL__SOFT_OVERRIDE4__SHIFT 0x1b #define CGTT_GDS_CLK_CTRL__SOFT_OVERRIDE3_MASK 0x10000000 #define CGTT_GDS_CLK_CTRL__SOFT_OVERRIDE3__SHIFT 0x1c #define CGTT_GDS_CLK_CTRL__SOFT_OVERRIDE2_MASK 0x20000000 #define CGTT_GDS_CLK_CTRL__SOFT_OVERRIDE2__SHIFT 0x1d #define CGTT_GDS_CLK_CTRL__SOFT_OVERRIDE1_MASK 0x40000000 #define CGTT_GDS_CLK_CTRL__SOFT_OVERRIDE1__SHIFT 0x1e #define CGTT_GDS_CLK_CTRL__SOFT_OVERRIDE0_MASK 0x80000000 #define CGTT_GDS_CLK_CTRL__SOFT_OVERRIDE0__SHIFT 0x1f #define GDS_RD_ADDR__READ_ADDR_MASK 0xffffffff #define GDS_RD_ADDR__READ_ADDR__SHIFT 0x0 #define GDS_RD_DATA__READ_DATA_MASK 0xffffffff #define GDS_RD_DATA__READ_DATA__SHIFT 0x0 #define GDS_RD_BURST_ADDR__BURST_ADDR_MASK 0xffffffff #define GDS_RD_BURST_ADDR__BURST_ADDR__SHIFT 0x0 #define GDS_RD_BURST_COUNT__BURST_COUNT_MASK 0xffffffff #define GDS_RD_BURST_COUNT__BURST_COUNT__SHIFT 0x0 #define GDS_RD_BURST_DATA__BURST_DATA_MASK 0xffffffff #define GDS_RD_BURST_DATA__BURST_DATA__SHIFT 0x0 #define GDS_WR_ADDR__WRITE_ADDR_MASK 0xffffffff #define GDS_WR_ADDR__WRITE_ADDR__SHIFT 0x0 #define GDS_WR_DATA__WRITE_DATA_MASK 0xffffffff #define GDS_WR_DATA__WRITE_DATA__SHIFT 0x0 #define GDS_WR_BURST_ADDR__WRITE_ADDR_MASK 0xffffffff #define GDS_WR_BURST_ADDR__WRITE_ADDR__SHIFT 0x0 #define GDS_WR_BURST_DATA__WRITE_DATA_MASK 0xffffffff #define GDS_WR_BURST_DATA__WRITE_DATA__SHIFT 0x0 #define GDS_WRITE_COMPLETE__WRITE_COMPLETE_MASK 0xffffffff #define GDS_WRITE_COMPLETE__WRITE_COMPLETE__SHIFT 0x0 #define GDS_ATOM_CNTL__AINC_MASK 0x3f #define GDS_ATOM_CNTL__AINC__SHIFT 0x0 #define GDS_ATOM_CNTL__UNUSED1_MASK 0xc0 #define GDS_ATOM_CNTL__UNUSED1__SHIFT 0x6 #define GDS_ATOM_CNTL__DMODE_MASK 0x300 #define GDS_ATOM_CNTL__DMODE__SHIFT 0x8 #define GDS_ATOM_CNTL__UNUSED2_MASK 0xfffffc00 #define GDS_ATOM_CNTL__UNUSED2__SHIFT 0xa #define GDS_ATOM_COMPLETE__COMPLETE_MASK 0x1 #define GDS_ATOM_COMPLETE__COMPLETE__SHIFT 0x0 #define GDS_ATOM_COMPLETE__UNUSED_MASK 0xfffffffe #define GDS_ATOM_COMPLETE__UNUSED__SHIFT 0x1 #define GDS_ATOM_BASE__BASE_MASK 0xffff #define GDS_ATOM_BASE__BASE__SHIFT 0x0 #define GDS_ATOM_BASE__UNUSED_MASK 0xffff0000 #define GDS_ATOM_BASE__UNUSED__SHIFT 0x10 #define GDS_ATOM_SIZE__SIZE_MASK 0xffff #define GDS_ATOM_SIZE__SIZE__SHIFT 0x0 #define GDS_ATOM_SIZE__UNUSED_MASK 0xffff0000 #define GDS_ATOM_SIZE__UNUSED__SHIFT 0x10 #define GDS_ATOM_OFFSET0__OFFSET0_MASK 0xff #define GDS_ATOM_OFFSET0__OFFSET0__SHIFT 0x0 #define GDS_ATOM_OFFSET0__UNUSED_MASK 0xffffff00 #define GDS_ATOM_OFFSET0__UNUSED__SHIFT 0x8 #define GDS_ATOM_OFFSET1__OFFSET1_MASK 0xff #define GDS_ATOM_OFFSET1__OFFSET1__SHIFT 0x0 #define GDS_ATOM_OFFSET1__UNUSED_MASK 0xffffff00 #define GDS_ATOM_OFFSET1__UNUSED__SHIFT 0x8 #define GDS_ATOM_DST__DST_MASK 0xffffffff #define GDS_ATOM_DST__DST__SHIFT 0x0 #define GDS_ATOM_OP__OP_MASK 0xff #define GDS_ATOM_OP__OP__SHIFT 0x0 #define GDS_ATOM_OP__UNUSED_MASK 0xffffff00 #define GDS_ATOM_OP__UNUSED__SHIFT 0x8 #define GDS_ATOM_SRC0__DATA_MASK 0xffffffff #define GDS_ATOM_SRC0__DATA__SHIFT 0x0 #define GDS_ATOM_SRC0_U__DATA_MASK 0xffffffff #define GDS_ATOM_SRC0_U__DATA__SHIFT 0x0 #define GDS_ATOM_SRC1__DATA_MASK 0xffffffff #define GDS_ATOM_SRC1__DATA__SHIFT 0x0 #define GDS_ATOM_SRC1_U__DATA_MASK 0xffffffff #define GDS_ATOM_SRC1_U__DATA__SHIFT 0x0 #define GDS_ATOM_READ0__DATA_MASK 0xffffffff #define GDS_ATOM_READ0__DATA__SHIFT 0x0 #define GDS_ATOM_READ0_U__DATA_MASK 0xffffffff #define GDS_ATOM_READ0_U__DATA__SHIFT 0x0 #define GDS_ATOM_READ1__DATA_MASK 0xffffffff #define GDS_ATOM_READ1__DATA__SHIFT 0x0 #define GDS_ATOM_READ1_U__DATA_MASK 0xffffffff #define GDS_ATOM_READ1_U__DATA__SHIFT 0x0 #define GDS_GWS_RESOURCE_CNTL__INDEX_MASK 0x3f #define GDS_GWS_RESOURCE_CNTL__INDEX__SHIFT 0x0 #define GDS_GWS_RESOURCE_CNTL__UNUSED_MASK 0xffffffc0 #define GDS_GWS_RESOURCE_CNTL__UNUSED__SHIFT 0x6 #define GDS_GWS_RESOURCE__FLAG_MASK 0x1 #define GDS_GWS_RESOURCE__FLAG__SHIFT 0x0 #define GDS_GWS_RESOURCE__COUNTER_MASK 0x1ffe #define GDS_GWS_RESOURCE__COUNTER__SHIFT 0x1 #define GDS_GWS_RESOURCE__TYPE_MASK 0x2000 #define GDS_GWS_RESOURCE__TYPE__SHIFT 0xd #define GDS_GWS_RESOURCE__DED_MASK 0x4000 #define GDS_GWS_RESOURCE__DED__SHIFT 0xe #define GDS_GWS_RESOURCE__RELEASE_ALL_MASK 0x8000 #define GDS_GWS_RESOURCE__RELEASE_ALL__SHIFT 0xf #define GDS_GWS_RESOURCE__HEAD_QUEUE_MASK 0x7ff0000 #define GDS_GWS_RESOURCE__HEAD_QUEUE__SHIFT 0x10 #define GDS_GWS_RESOURCE__HEAD_VALID_MASK 0x8000000 #define GDS_GWS_RESOURCE__HEAD_VALID__SHIFT 0x1b #define GDS_GWS_RESOURCE__HEAD_FLAG_MASK 0x10000000 #define GDS_GWS_RESOURCE__HEAD_FLAG__SHIFT 0x1c #define GDS_GWS_RESOURCE__UNUSED1_MASK 0xe0000000 #define GDS_GWS_RESOURCE__UNUSED1__SHIFT 0x1d #define GDS_GWS_RESOURCE_CNT__RESOURCE_CNT_MASK 0xffff #define GDS_GWS_RESOURCE_CNT__RESOURCE_CNT__SHIFT 0x0 #define GDS_GWS_RESOURCE_CNT__UNUSED_MASK 0xffff0000 #define GDS_GWS_RESOURCE_CNT__UNUSED__SHIFT 0x10 #define GDS_OA_CNTL__INDEX_MASK 0xf #define GDS_OA_CNTL__INDEX__SHIFT 0x0 #define GDS_OA_CNTL__UNUSED_MASK 0xfffffff0 #define GDS_OA_CNTL__UNUSED__SHIFT 0x4 #define GDS_OA_COUNTER__SPACE_AVAILABLE_MASK 0xffffffff #define GDS_OA_COUNTER__SPACE_AVAILABLE__SHIFT 0x0 #define GDS_OA_ADDRESS__DS_ADDRESS_MASK 0xffff #define GDS_OA_ADDRESS__DS_ADDRESS__SHIFT 0x0 #define GDS_OA_ADDRESS__CRAWLER_MASK 0xf0000 #define GDS_OA_ADDRESS__CRAWLER__SHIFT 0x10 #define GDS_OA_ADDRESS__CRAWLER_TYPE_MASK 0x300000 #define GDS_OA_ADDRESS__CRAWLER_TYPE__SHIFT 0x14 #define GDS_OA_ADDRESS__UNUSED_MASK 0x3fc00000 #define GDS_OA_ADDRESS__UNUSED__SHIFT 0x16 #define GDS_OA_ADDRESS__NO_ALLOC_MASK 0x40000000 #define GDS_OA_ADDRESS__NO_ALLOC__SHIFT 0x1e #define GDS_OA_ADDRESS__ENABLE_MASK 0x80000000 #define GDS_OA_ADDRESS__ENABLE__SHIFT 0x1f #define GDS_OA_INCDEC__VALUE_MASK 0x7fffffff #define GDS_OA_INCDEC__VALUE__SHIFT 0x0 #define GDS_OA_INCDEC__INCDEC_MASK 0x80000000 #define GDS_OA_INCDEC__INCDEC__SHIFT 0x1f #define GDS_OA_RING_SIZE__RING_SIZE_MASK 0xffffffff #define GDS_OA_RING_SIZE__RING_SIZE__SHIFT 0x0 #define GDS_DEBUG_REG0__spare1_MASK 0x3f #define GDS_DEBUG_REG0__spare1__SHIFT 0x0 #define GDS_DEBUG_REG0__write_buff_valid_MASK 0x40 #define GDS_DEBUG_REG0__write_buff_valid__SHIFT 0x6 #define GDS_DEBUG_REG0__wr_pixel_nxt_ptr_MASK 0xf80 #define GDS_DEBUG_REG0__wr_pixel_nxt_ptr__SHIFT 0x7 #define GDS_DEBUG_REG0__last_pixel_ptr_MASK 0x1000 #define GDS_DEBUG_REG0__last_pixel_ptr__SHIFT 0xc #define GDS_DEBUG_REG0__cstate_MASK 0x1e000 #define GDS_DEBUG_REG0__cstate__SHIFT 0xd #define GDS_DEBUG_REG0__buff_write_MASK 0x20000 #define GDS_DEBUG_REG0__buff_write__SHIFT 0x11 #define GDS_DEBUG_REG0__flush_request_MASK 0x40000 #define GDS_DEBUG_REG0__flush_request__SHIFT 0x12 #define GDS_DEBUG_REG0__wr_buffer_wr_complete_MASK 0x80000 #define GDS_DEBUG_REG0__wr_buffer_wr_complete__SHIFT 0x13 #define GDS_DEBUG_REG0__wbuf_fifo_empty_MASK 0x100000 #define GDS_DEBUG_REG0__wbuf_fifo_empty__SHIFT 0x14 #define GDS_DEBUG_REG0__wbuf_fifo_full_MASK 0x200000 #define GDS_DEBUG_REG0__wbuf_fifo_full__SHIFT 0x15 #define GDS_DEBUG_REG0__spare_MASK 0xffc00000 #define GDS_DEBUG_REG0__spare__SHIFT 0x16 #define GDS_DEBUG_REG1__tag_hit_MASK 0x1 #define GDS_DEBUG_REG1__tag_hit__SHIFT 0x0 #define GDS_DEBUG_REG1__tag_miss_MASK 0x2 #define GDS_DEBUG_REG1__tag_miss__SHIFT 0x1 #define GDS_DEBUG_REG1__pixel_addr_MASK 0x1fffc #define GDS_DEBUG_REG1__pixel_addr__SHIFT 0x2 #define GDS_DEBUG_REG1__pixel_vld_MASK 0x20000 #define GDS_DEBUG_REG1__pixel_vld__SHIFT 0x11 #define GDS_DEBUG_REG1__data_ready_MASK 0x40000 #define GDS_DEBUG_REG1__data_ready__SHIFT 0x12 #define GDS_DEBUG_REG1__awaiting_data_MASK 0x80000 #define GDS_DEBUG_REG1__awaiting_data__SHIFT 0x13 #define GDS_DEBUG_REG1__addr_fifo_full_MASK 0x100000 #define GDS_DEBUG_REG1__addr_fifo_full__SHIFT 0x14 #define GDS_DEBUG_REG1__addr_fifo_empty_MASK 0x200000 #define GDS_DEBUG_REG1__addr_fifo_empty__SHIFT 0x15 #define GDS_DEBUG_REG1__buffer_loaded_MASK 0x400000 #define GDS_DEBUG_REG1__buffer_loaded__SHIFT 0x16 #define GDS_DEBUG_REG1__buffer_invalid_MASK 0x800000 #define GDS_DEBUG_REG1__buffer_invalid__SHIFT 0x17 #define GDS_DEBUG_REG1__spare_MASK 0xff000000 #define GDS_DEBUG_REG1__spare__SHIFT 0x18 #define GDS_DEBUG_REG2__ds_full_MASK 0x1 #define GDS_DEBUG_REG2__ds_full__SHIFT 0x0 #define GDS_DEBUG_REG2__ds_credit_avail_MASK 0x2 #define GDS_DEBUG_REG2__ds_credit_avail__SHIFT 0x1 #define GDS_DEBUG_REG2__ord_idx_free_MASK 0x4 #define GDS_DEBUG_REG2__ord_idx_free__SHIFT 0x2 #define GDS_DEBUG_REG2__cmd_write_MASK 0x8 #define GDS_DEBUG_REG2__cmd_write__SHIFT 0x3 #define GDS_DEBUG_REG2__app_sel_MASK 0xf0 #define GDS_DEBUG_REG2__app_sel__SHIFT 0x4 #define GDS_DEBUG_REG2__req_MASK 0x7fff00 #define GDS_DEBUG_REG2__req__SHIFT 0x8 #define GDS_DEBUG_REG2__spare_MASK 0xff800000 #define GDS_DEBUG_REG2__spare__SHIFT 0x17 #define GDS_DEBUG_REG3__pipe_num_busy_MASK 0x7ff #define GDS_DEBUG_REG3__pipe_num_busy__SHIFT 0x0 #define GDS_DEBUG_REG3__pipe0_busy_num_MASK 0x7800 #define GDS_DEBUG_REG3__pipe0_busy_num__SHIFT 0xb #define GDS_DEBUG_REG3__spare_MASK 0xffff8000 #define GDS_DEBUG_REG3__spare__SHIFT 0xf #define GDS_DEBUG_REG4__gws_busy_MASK 0x1 #define GDS_DEBUG_REG4__gws_busy__SHIFT 0x0 #define GDS_DEBUG_REG4__gws_req_MASK 0x2 #define GDS_DEBUG_REG4__gws_req__SHIFT 0x1 #define GDS_DEBUG_REG4__gws_out_stall_MASK 0x4 #define GDS_DEBUG_REG4__gws_out_stall__SHIFT 0x2 #define GDS_DEBUG_REG4__cur_reso_MASK 0x1f8 #define GDS_DEBUG_REG4__cur_reso__SHIFT 0x3 #define GDS_DEBUG_REG4__cur_reso_head_valid_MASK 0x200 #define GDS_DEBUG_REG4__cur_reso_head_valid__SHIFT 0x9 #define GDS_DEBUG_REG4__cur_reso_head_dirty_MASK 0x400 #define GDS_DEBUG_REG4__cur_reso_head_dirty__SHIFT 0xa #define GDS_DEBUG_REG4__cur_reso_head_flag_MASK 0x800 #define GDS_DEBUG_REG4__cur_reso_head_flag__SHIFT 0xb #define GDS_DEBUG_REG4__cur_reso_fed_MASK 0x1000 #define GDS_DEBUG_REG4__cur_reso_fed__SHIFT 0xc #define GDS_DEBUG_REG4__cur_reso_barrier_MASK 0x2000 #define GDS_DEBUG_REG4__cur_reso_barrier__SHIFT 0xd #define GDS_DEBUG_REG4__cur_reso_flag_MASK 0x4000 #define GDS_DEBUG_REG4__cur_reso_flag__SHIFT 0xe #define GDS_DEBUG_REG4__cur_reso_cnt_gt0_MASK 0x8000 #define GDS_DEBUG_REG4__cur_reso_cnt_gt0__SHIFT 0xf #define GDS_DEBUG_REG4__credit_cnt_gt0_MASK 0x10000 #define GDS_DEBUG_REG4__credit_cnt_gt0__SHIFT 0x10 #define GDS_DEBUG_REG4__cmd_write_MASK 0x20000 #define GDS_DEBUG_REG4__cmd_write__SHIFT 0x11 #define GDS_DEBUG_REG4__grbm_gws_reso_wr_MASK 0x40000 #define GDS_DEBUG_REG4__grbm_gws_reso_wr__SHIFT 0x12 #define GDS_DEBUG_REG4__grbm_gws_reso_rd_MASK 0x80000 #define GDS_DEBUG_REG4__grbm_gws_reso_rd__SHIFT 0x13 #define GDS_DEBUG_REG4__ram_read_busy_MASK 0x100000 #define GDS_DEBUG_REG4__ram_read_busy__SHIFT 0x14 #define GDS_DEBUG_REG4__gws_bulkfree_MASK 0x200000 #define GDS_DEBUG_REG4__gws_bulkfree__SHIFT 0x15 #define GDS_DEBUG_REG4__ram_gws_re_MASK 0x400000 #define GDS_DEBUG_REG4__ram_gws_re__SHIFT 0x16 #define GDS_DEBUG_REG4__ram_gws_we_MASK 0x800000 #define GDS_DEBUG_REG4__ram_gws_we__SHIFT 0x17 #define GDS_DEBUG_REG4__spare_MASK 0xff000000 #define GDS_DEBUG_REG4__spare__SHIFT 0x18 #define GDS_DEBUG_REG5__write_dis_MASK 0x1 #define GDS_DEBUG_REG5__write_dis__SHIFT 0x0 #define GDS_DEBUG_REG5__dec_error_MASK 0x2 #define GDS_DEBUG_REG5__dec_error__SHIFT 0x1 #define GDS_DEBUG_REG5__alloc_opco_error_MASK 0x4 #define GDS_DEBUG_REG5__alloc_opco_error__SHIFT 0x2 #define GDS_DEBUG_REG5__dealloc_opco_error_MASK 0x8 #define GDS_DEBUG_REG5__dealloc_opco_error__SHIFT 0x3 #define GDS_DEBUG_REG5__wrap_opco_error_MASK 0x10 #define GDS_DEBUG_REG5__wrap_opco_error__SHIFT 0x4 #define GDS_DEBUG_REG5__spare_MASK 0xe0 #define GDS_DEBUG_REG5__spare__SHIFT 0x5 #define GDS_DEBUG_REG5__error_ds_address_MASK 0x3fff00 #define GDS_DEBUG_REG5__error_ds_address__SHIFT 0x8 #define GDS_DEBUG_REG5__spare1_MASK 0xffc00000 #define GDS_DEBUG_REG5__spare1__SHIFT 0x16 #define GDS_DEBUG_REG6__oa_busy_MASK 0x1 #define GDS_DEBUG_REG6__oa_busy__SHIFT 0x0 #define GDS_DEBUG_REG6__counters_enabled_MASK 0x1e #define GDS_DEBUG_REG6__counters_enabled__SHIFT 0x1 #define GDS_DEBUG_REG6__counters_busy_MASK 0x1fffe0 #define GDS_DEBUG_REG6__counters_busy__SHIFT 0x5 #define GDS_DEBUG_REG6__spare_MASK 0xffe00000 #define GDS_DEBUG_REG6__spare__SHIFT 0x15 #define GDS_PERFCOUNTER0_SELECT__PERFCOUNTER_SELECT_MASK 0x3ff #define GDS_PERFCOUNTER0_SELECT__PERFCOUNTER_SELECT__SHIFT 0x0 #define GDS_PERFCOUNTER0_SELECT__PERFCOUNTER_SELECT1_MASK 0xffc00 #define GDS_PERFCOUNTER0_SELECT__PERFCOUNTER_SELECT1__SHIFT 0xa #define GDS_PERFCOUNTER0_SELECT__CNTR_MODE_MASK 0xf00000 #define GDS_PERFCOUNTER0_SELECT__CNTR_MODE__SHIFT 0x14 #define GDS_PERFCOUNTER1_SELECT__PERFCOUNTER_SELECT_MASK 0x3ff #define GDS_PERFCOUNTER1_SELECT__PERFCOUNTER_SELECT__SHIFT 0x0 #define GDS_PERFCOUNTER1_SELECT__PERFCOUNTER_SELECT1_MASK 0xffc00 #define GDS_PERFCOUNTER1_SELECT__PERFCOUNTER_SELECT1__SHIFT 0xa #define GDS_PERFCOUNTER1_SELECT__CNTR_MODE_MASK 0xf00000 #define GDS_PERFCOUNTER1_SELECT__CNTR_MODE__SHIFT 0x14 #define GDS_PERFCOUNTER2_SELECT__PERFCOUNTER_SELECT_MASK 0x3ff #define GDS_PERFCOUNTER2_SELECT__PERFCOUNTER_SELECT__SHIFT 0x0 #define GDS_PERFCOUNTER2_SELECT__PERFCOUNTER_SELECT1_MASK 0xffc00 #define GDS_PERFCOUNTER2_SELECT__PERFCOUNTER_SELECT1__SHIFT 0xa #define GDS_PERFCOUNTER2_SELECT__CNTR_MODE_MASK 0xf00000 #define GDS_PERFCOUNTER2_SELECT__CNTR_MODE__SHIFT 0x14 #define GDS_PERFCOUNTER3_SELECT__PERFCOUNTER_SELECT_MASK 0x3ff #define GDS_PERFCOUNTER3_SELECT__PERFCOUNTER_SELECT__SHIFT 0x0 #define GDS_PERFCOUNTER3_SELECT__PERFCOUNTER_SELECT1_MASK 0xffc00 #define GDS_PERFCOUNTER3_SELECT__PERFCOUNTER_SELECT1__SHIFT 0xa #define GDS_PERFCOUNTER3_SELECT__CNTR_MODE_MASK 0xf00000 #define GDS_PERFCOUNTER3_SELECT__CNTR_MODE__SHIFT 0x14 #define GDS_PERFCOUNTER0_LO__PERFCOUNTER_LO_MASK 0xffffffff #define GDS_PERFCOUNTER0_LO__PERFCOUNTER_LO__SHIFT 0x0 #define GDS_PERFCOUNTER1_LO__PERFCOUNTER_LO_MASK 0xffffffff #define GDS_PERFCOUNTER1_LO__PERFCOUNTER_LO__SHIFT 0x0 #define GDS_PERFCOUNTER2_LO__PERFCOUNTER_LO_MASK 0xffffffff #define GDS_PERFCOUNTER2_LO__PERFCOUNTER_LO__SHIFT 0x0 #define GDS_PERFCOUNTER3_LO__PERFCOUNTER_LO_MASK 0xffffffff #define GDS_PERFCOUNTER3_LO__PERFCOUNTER_LO__SHIFT 0x0 #define GDS_PERFCOUNTER0_HI__PERFCOUNTER_HI_MASK 0xffffffff #define GDS_PERFCOUNTER0_HI__PERFCOUNTER_HI__SHIFT 0x0 #define GDS_PERFCOUNTER1_HI__PERFCOUNTER_HI_MASK 0xffffffff #define GDS_PERFCOUNTER1_HI__PERFCOUNTER_HI__SHIFT 0x0 #define GDS_PERFCOUNTER2_HI__PERFCOUNTER_HI_MASK 0xffffffff #define GDS_PERFCOUNTER2_HI__PERFCOUNTER_HI__SHIFT 0x0 #define GDS_PERFCOUNTER3_HI__PERFCOUNTER_HI_MASK 0xffffffff #define GDS_PERFCOUNTER3_HI__PERFCOUNTER_HI__SHIFT 0x0 #define GDS_PERFCOUNTER0_SELECT1__PERFCOUNTER_SELECT2_MASK 0x3ff #define GDS_PERFCOUNTER0_SELECT1__PERFCOUNTER_SELECT2__SHIFT 0x0 #define GDS_PERFCOUNTER0_SELECT1__PERFCOUNTER_SELECT3_MASK 0xffc00 #define GDS_PERFCOUNTER0_SELECT1__PERFCOUNTER_SELECT3__SHIFT 0xa #define GDS_VMID0_BASE__BASE_MASK 0xffff #define GDS_VMID0_BASE__BASE__SHIFT 0x0 #define GDS_VMID1_BASE__BASE_MASK 0xffff #define GDS_VMID1_BASE__BASE__SHIFT 0x0 #define GDS_VMID2_BASE__BASE_MASK 0xffff #define GDS_VMID2_BASE__BASE__SHIFT 0x0 #define GDS_VMID3_BASE__BASE_MASK 0xffff #define GDS_VMID3_BASE__BASE__SHIFT 0x0 #define GDS_VMID4_BASE__BASE_MASK 0xffff #define GDS_VMID4_BASE__BASE__SHIFT 0x0 #define GDS_VMID5_BASE__BASE_MASK 0xffff #define GDS_VMID5_BASE__BASE__SHIFT 0x0 #define GDS_VMID6_BASE__BASE_MASK 0xffff #define GDS_VMID6_BASE__BASE__SHIFT 0x0 #define GDS_VMID7_BASE__BASE_MASK 0xffff #define GDS_VMID7_BASE__BASE__SHIFT 0x0 #define GDS_VMID8_BASE__BASE_MASK 0xffff #define GDS_VMID8_BASE__BASE__SHIFT 0x0 #define GDS_VMID9_BASE__BASE_MASK 0xffff #define GDS_VMID9_BASE__BASE__SHIFT 0x0 #define GDS_VMID10_BASE__BASE_MASK 0xffff #define GDS_VMID10_BASE__BASE__SHIFT 0x0 #define GDS_VMID11_BASE__BASE_MASK 0xffff #define GDS_VMID11_BASE__BASE__SHIFT 0x0 #define GDS_VMID12_BASE__BASE_MASK 0xffff #define GDS_VMID12_BASE__BASE__SHIFT 0x0 #define GDS_VMID13_BASE__BASE_MASK 0xffff #define GDS_VMID13_BASE__BASE__SHIFT 0x0 #define GDS_VMID14_BASE__BASE_MASK 0xffff #define GDS_VMID14_BASE__BASE__SHIFT 0x0 #define GDS_VMID15_BASE__BASE_MASK 0xffff #define GDS_VMID15_BASE__BASE__SHIFT 0x0 #define GDS_VMID0_SIZE__SIZE_MASK 0x1ffff #define GDS_VMID0_SIZE__SIZE__SHIFT 0x0 #define GDS_VMID1_SIZE__SIZE_MASK 0x1ffff #define GDS_VMID1_SIZE__SIZE__SHIFT 0x0 #define GDS_VMID2_SIZE__SIZE_MASK 0x1ffff #define GDS_VMID2_SIZE__SIZE__SHIFT 0x0 #define GDS_VMID3_SIZE__SIZE_MASK 0x1ffff #define GDS_VMID3_SIZE__SIZE__SHIFT 0x0 #define GDS_VMID4_SIZE__SIZE_MASK 0x1ffff #define GDS_VMID4_SIZE__SIZE__SHIFT 0x0 #define GDS_VMID5_SIZE__SIZE_MASK 0x1ffff #define GDS_VMID5_SIZE__SIZE__SHIFT 0x0 #define GDS_VMID6_SIZE__SIZE_MASK 0x1ffff #define GDS_VMID6_SIZE__SIZE__SHIFT 0x0 #define GDS_VMID7_SIZE__SIZE_MASK 0x1ffff #define GDS_VMID7_SIZE__SIZE__SHIFT 0x0 #define GDS_VMID8_SIZE__SIZE_MASK 0x1ffff #define GDS_VMID8_SIZE__SIZE__SHIFT 0x0 #define GDS_VMID9_SIZE__SIZE_MASK 0x1ffff #define GDS_VMID9_SIZE__SIZE__SHIFT 0x0 #define GDS_VMID10_SIZE__SIZE_MASK 0x1ffff #define GDS_VMID10_SIZE__SIZE__SHIFT 0x0 #define GDS_VMID11_SIZE__SIZE_MASK 0x1ffff #define GDS_VMID11_SIZE__SIZE__SHIFT 0x0 #define GDS_VMID12_SIZE__SIZE_MASK 0x1ffff #define GDS_VMID12_SIZE__SIZE__SHIFT 0x0 #define GDS_VMID13_SIZE__SIZE_MASK 0x1ffff #define GDS_VMID13_SIZE__SIZE__SHIFT 0x0 #define GDS_VMID14_SIZE__SIZE_MASK 0x1ffff #define GDS_VMID14_SIZE__SIZE__SHIFT 0x0 #define GDS_VMID15_SIZE__SIZE_MASK 0x1ffff #define GDS_VMID15_SIZE__SIZE__SHIFT 0x0 #define GDS_GWS_VMID0__BASE_MASK 0x3f #define GDS_GWS_VMID0__BASE__SHIFT 0x0 #define GDS_GWS_VMID0__SIZE_MASK 0x7f0000 #define GDS_GWS_VMID0__SIZE__SHIFT 0x10 #define GDS_GWS_VMID1__BASE_MASK 0x3f #define GDS_GWS_VMID1__BASE__SHIFT 0x0 #define GDS_GWS_VMID1__SIZE_MASK 0x7f0000 #define GDS_GWS_VMID1__SIZE__SHIFT 0x10 #define GDS_GWS_VMID2__BASE_MASK 0x3f #define GDS_GWS_VMID2__BASE__SHIFT 0x0 #define GDS_GWS_VMID2__SIZE_MASK 0x7f0000 #define GDS_GWS_VMID2__SIZE__SHIFT 0x10 #define GDS_GWS_VMID3__BASE_MASK 0x3f #define GDS_GWS_VMID3__BASE__SHIFT 0x0 #define GDS_GWS_VMID3__SIZE_MASK 0x7f0000 #define GDS_GWS_VMID3__SIZE__SHIFT 0x10 #define GDS_GWS_VMID4__BASE_MASK 0x3f #define GDS_GWS_VMID4__BASE__SHIFT 0x0 #define GDS_GWS_VMID4__SIZE_MASK 0x7f0000 #define GDS_GWS_VMID4__SIZE__SHIFT 0x10 #define GDS_GWS_VMID5__BASE_MASK 0x3f #define GDS_GWS_VMID5__BASE__SHIFT 0x0 #define GDS_GWS_VMID5__SIZE_MASK 0x7f0000 #define GDS_GWS_VMID5__SIZE__SHIFT 0x10 #define GDS_GWS_VMID6__BASE_MASK 0x3f #define GDS_GWS_VMID6__BASE__SHIFT 0x0 #define GDS_GWS_VMID6__SIZE_MASK 0x7f0000 #define GDS_GWS_VMID6__SIZE__SHIFT 0x10 #define GDS_GWS_VMID7__BASE_MASK 0x3f #define GDS_GWS_VMID7__BASE__SHIFT 0x0 #define GDS_GWS_VMID7__SIZE_MASK 0x7f0000 #define GDS_GWS_VMID7__SIZE__SHIFT 0x10 #define GDS_GWS_VMID8__BASE_MASK 0x3f #define GDS_GWS_VMID8__BASE__SHIFT 0x0 #define GDS_GWS_VMID8__SIZE_MASK 0x7f0000 #define GDS_GWS_VMID8__SIZE__SHIFT 0x10 #define GDS_GWS_VMID9__BASE_MASK 0x3f #define GDS_GWS_VMID9__BASE__SHIFT 0x0 #define GDS_GWS_VMID9__SIZE_MASK 0x7f0000 #define GDS_GWS_VMID9__SIZE__SHIFT 0x10 #define GDS_GWS_VMID10__BASE_MASK 0x3f #define GDS_GWS_VMID10__BASE__SHIFT 0x0 #define GDS_GWS_VMID10__SIZE_MASK 0x7f0000 #define GDS_GWS_VMID10__SIZE__SHIFT 0x10 #define GDS_GWS_VMID11__BASE_MASK 0x3f #define GDS_GWS_VMID11__BASE__SHIFT 0x0 #define GDS_GWS_VMID11__SIZE_MASK 0x7f0000 #define GDS_GWS_VMID11__SIZE__SHIFT 0x10 #define GDS_GWS_VMID12__BASE_MASK 0x3f #define GDS_GWS_VMID12__BASE__SHIFT 0x0 #define GDS_GWS_VMID12__SIZE_MASK 0x7f0000 #define GDS_GWS_VMID12__SIZE__SHIFT 0x10 #define GDS_GWS_VMID13__BASE_MASK 0x3f #define GDS_GWS_VMID13__BASE__SHIFT 0x0 #define GDS_GWS_VMID13__SIZE_MASK 0x7f0000 #define GDS_GWS_VMID13__SIZE__SHIFT 0x10 #define GDS_GWS_VMID14__BASE_MASK 0x3f #define GDS_GWS_VMID14__BASE__SHIFT 0x0 #define GDS_GWS_VMID14__SIZE_MASK 0x7f0000 #define GDS_GWS_VMID14__SIZE__SHIFT 0x10 #define GDS_GWS_VMID15__BASE_MASK 0x3f #define GDS_GWS_VMID15__BASE__SHIFT 0x0 #define GDS_GWS_VMID15__SIZE_MASK 0x7f0000 #define GDS_GWS_VMID15__SIZE__SHIFT 0x10 #define GDS_OA_VMID0__MASK_MASK 0xffff #define GDS_OA_VMID0__MASK__SHIFT 0x0 #define GDS_OA_VMID0__UNUSED_MASK 0xffff0000 #define GDS_OA_VMID0__UNUSED__SHIFT 0x10 #define GDS_OA_VMID1__MASK_MASK 0xffff #define GDS_OA_VMID1__MASK__SHIFT 0x0 #define GDS_OA_VMID1__UNUSED_MASK 0xffff0000 #define GDS_OA_VMID1__UNUSED__SHIFT 0x10 #define GDS_OA_VMID2__MASK_MASK 0xffff #define GDS_OA_VMID2__MASK__SHIFT 0x0 #define GDS_OA_VMID2__UNUSED_MASK 0xffff0000 #define GDS_OA_VMID2__UNUSED__SHIFT 0x10 #define GDS_OA_VMID3__MASK_MASK 0xffff #define GDS_OA_VMID3__MASK__SHIFT 0x0 #define GDS_OA_VMID3__UNUSED_MASK 0xffff0000 #define GDS_OA_VMID3__UNUSED__SHIFT 0x10 #define GDS_OA_VMID4__MASK_MASK 0xffff #define GDS_OA_VMID4__MASK__SHIFT 0x0 #define GDS_OA_VMID4__UNUSED_MASK 0xffff0000 #define GDS_OA_VMID4__UNUSED__SHIFT 0x10 #define GDS_OA_VMID5__MASK_MASK 0xffff #define GDS_OA_VMID5__MASK__SHIFT 0x0 #define GDS_OA_VMID5__UNUSED_MASK 0xffff0000 #define GDS_OA_VMID5__UNUSED__SHIFT 0x10 #define GDS_OA_VMID6__MASK_MASK 0xffff #define GDS_OA_VMID6__MASK__SHIFT 0x0 #define GDS_OA_VMID6__UNUSED_MASK 0xffff0000 #define GDS_OA_VMID6__UNUSED__SHIFT 0x10 #define GDS_OA_VMID7__MASK_MASK 0xffff #define GDS_OA_VMID7__MASK__SHIFT 0x0 #define GDS_OA_VMID7__UNUSED_MASK 0xffff0000 #define GDS_OA_VMID7__UNUSED__SHIFT 0x10 #define GDS_OA_VMID8__MASK_MASK 0xffff #define GDS_OA_VMID8__MASK__SHIFT 0x0 #define GDS_OA_VMID8__UNUSED_MASK 0xffff0000 #define GDS_OA_VMID8__UNUSED__SHIFT 0x10 #define GDS_OA_VMID9__MASK_MASK 0xffff #define GDS_OA_VMID9__MASK__SHIFT 0x0 #define GDS_OA_VMID9__UNUSED_MASK 0xffff0000 #define GDS_OA_VMID9__UNUSED__SHIFT 0x10 #define GDS_OA_VMID10__MASK_MASK 0xffff #define GDS_OA_VMID10__MASK__SHIFT 0x0 #define GDS_OA_VMID10__UNUSED_MASK 0xffff0000 #define GDS_OA_VMID10__UNUSED__SHIFT 0x10 #define GDS_OA_VMID11__MASK_MASK 0xffff #define GDS_OA_VMID11__MASK__SHIFT 0x0 #define GDS_OA_VMID11__UNUSED_MASK 0xffff0000 #define GDS_OA_VMID11__UNUSED__SHIFT 0x10 #define GDS_OA_VMID12__MASK_MASK 0xffff #define GDS_OA_VMID12__MASK__SHIFT 0x0 #define GDS_OA_VMID12__UNUSED_MASK 0xffff0000 #define GDS_OA_VMID12__UNUSED__SHIFT 0x10 #define GDS_OA_VMID13__MASK_MASK 0xffff #define GDS_OA_VMID13__MASK__SHIFT 0x0 #define GDS_OA_VMID13__UNUSED_MASK 0xffff0000 #define GDS_OA_VMID13__UNUSED__SHIFT 0x10 #define GDS_OA_VMID14__MASK_MASK 0xffff #define GDS_OA_VMID14__MASK__SHIFT 0x0 #define GDS_OA_VMID14__UNUSED_MASK 0xffff0000 #define GDS_OA_VMID14__UNUSED__SHIFT 0x10 #define GDS_OA_VMID15__MASK_MASK 0xffff #define GDS_OA_VMID15__MASK__SHIFT 0x0 #define GDS_OA_VMID15__UNUSED_MASK 0xffff0000 #define GDS_OA_VMID15__UNUSED__SHIFT 0x10 #define GDS_GWS_RESET0__RESOURCE0_RESET_MASK 0x1 #define GDS_GWS_RESET0__RESOURCE0_RESET__SHIFT 0x0 #define GDS_GWS_RESET0__RESOURCE1_RESET_MASK 0x2 #define GDS_GWS_RESET0__RESOURCE1_RESET__SHIFT 0x1 #define GDS_GWS_RESET0__RESOURCE2_RESET_MASK 0x4 #define GDS_GWS_RESET0__RESOURCE2_RESET__SHIFT 0x2 #define GDS_GWS_RESET0__RESOURCE3_RESET_MASK 0x8 #define GDS_GWS_RESET0__RESOURCE3_RESET__SHIFT 0x3 #define GDS_GWS_RESET0__RESOURCE4_RESET_MASK 0x10 #define GDS_GWS_RESET0__RESOURCE4_RESET__SHIFT 0x4 #define GDS_GWS_RESET0__RESOURCE5_RESET_MASK 0x20 #define GDS_GWS_RESET0__RESOURCE5_RESET__SHIFT 0x5 #define GDS_GWS_RESET0__RESOURCE6_RESET_MASK 0x40 #define GDS_GWS_RESET0__RESOURCE6_RESET__SHIFT 0x6 #define GDS_GWS_RESET0__RESOURCE7_RESET_MASK 0x80 #define GDS_GWS_RESET0__RESOURCE7_RESET__SHIFT 0x7 #define GDS_GWS_RESET0__RESOURCE8_RESET_MASK 0x100 #define GDS_GWS_RESET0__RESOURCE8_RESET__SHIFT 0x8 #define GDS_GWS_RESET0__RESOURCE9_RESET_MASK 0x200 #define GDS_GWS_RESET0__RESOURCE9_RESET__SHIFT 0x9 #define GDS_GWS_RESET0__RESOURCE10_RESET_MASK 0x400 #define GDS_GWS_RESET0__RESOURCE10_RESET__SHIFT 0xa #define GDS_GWS_RESET0__RESOURCE11_RESET_MASK 0x800 #define GDS_GWS_RESET0__RESOURCE11_RESET__SHIFT 0xb #define GDS_GWS_RESET0__RESOURCE12_RESET_MASK 0x1000 #define GDS_GWS_RESET0__RESOURCE12_RESET__SHIFT 0xc #define GDS_GWS_RESET0__RESOURCE13_RESET_MASK 0x2000 #define GDS_GWS_RESET0__RESOURCE13_RESET__SHIFT 0xd #define GDS_GWS_RESET0__RESOURCE14_RESET_MASK 0x4000 #define GDS_GWS_RESET0__RESOURCE14_RESET__SHIFT 0xe #define GDS_GWS_RESET0__RESOURCE15_RESET_MASK 0x8000 #define GDS_GWS_RESET0__RESOURCE15_RESET__SHIFT 0xf #define GDS_GWS_RESET0__RESOURCE16_RESET_MASK 0x10000 #define GDS_GWS_RESET0__RESOURCE16_RESET__SHIFT 0x10 #define GDS_GWS_RESET0__RESOURCE17_RESET_MASK 0x20000 #define GDS_GWS_RESET0__RESOURCE17_RESET__SHIFT 0x11 #define GDS_GWS_RESET0__RESOURCE18_RESET_MASK 0x40000 #define GDS_GWS_RESET0__RESOURCE18_RESET__SHIFT 0x12 #define GDS_GWS_RESET0__RESOURCE19_RESET_MASK 0x80000 #define GDS_GWS_RESET0__RESOURCE19_RESET__SHIFT 0x13 #define GDS_GWS_RESET0__RESOURCE20_RESET_MASK 0x100000 #define GDS_GWS_RESET0__RESOURCE20_RESET__SHIFT 0x14 #define GDS_GWS_RESET0__RESOURCE21_RESET_MASK 0x200000 #define GDS_GWS_RESET0__RESOURCE21_RESET__SHIFT 0x15 #define GDS_GWS_RESET0__RESOURCE22_RESET_MASK 0x400000 #define GDS_GWS_RESET0__RESOURCE22_RESET__SHIFT 0x16 #define GDS_GWS_RESET0__RESOURCE23_RESET_MASK 0x800000 #define GDS_GWS_RESET0__RESOURCE23_RESET__SHIFT 0x17 #define GDS_GWS_RESET0__RESOURCE24_RESET_MASK 0x1000000 #define GDS_GWS_RESET0__RESOURCE24_RESET__SHIFT 0x18 #define GDS_GWS_RESET0__RESOURCE25_RESET_MASK 0x2000000 #define GDS_GWS_RESET0__RESOURCE25_RESET__SHIFT 0x19 #define GDS_GWS_RESET0__RESOURCE26_RESET_MASK 0x4000000 #define GDS_GWS_RESET0__RESOURCE26_RESET__SHIFT 0x1a #define GDS_GWS_RESET0__RESOURCE27_RESET_MASK 0x8000000 #define GDS_GWS_RESET0__RESOURCE27_RESET__SHIFT 0x1b #define GDS_GWS_RESET0__RESOURCE28_RESET_MASK 0x10000000 #define GDS_GWS_RESET0__RESOURCE28_RESET__SHIFT 0x1c #define GDS_GWS_RESET0__RESOURCE29_RESET_MASK 0x20000000 #define GDS_GWS_RESET0__RESOURCE29_RESET__SHIFT 0x1d #define GDS_GWS_RESET0__RESOURCE30_RESET_MASK 0x40000000 #define GDS_GWS_RESET0__RESOURCE30_RESET__SHIFT 0x1e #define GDS_GWS_RESET0__RESOURCE31_RESET_MASK 0x80000000 #define GDS_GWS_RESET0__RESOURCE31_RESET__SHIFT 0x1f #define GDS_GWS_RESET1__RESOURCE32_RESET_MASK 0x1 #define GDS_GWS_RESET1__RESOURCE32_RESET__SHIFT 0x0 #define GDS_GWS_RESET1__RESOURCE33_RESET_MASK 0x2 #define GDS_GWS_RESET1__RESOURCE33_RESET__SHIFT 0x1 #define GDS_GWS_RESET1__RESOURCE34_RESET_MASK 0x4 #define GDS_GWS_RESET1__RESOURCE34_RESET__SHIFT 0x2 #define GDS_GWS_RESET1__RESOURCE35_RESET_MASK 0x8 #define GDS_GWS_RESET1__RESOURCE35_RESET__SHIFT 0x3 #define GDS_GWS_RESET1__RESOURCE36_RESET_MASK 0x10 #define GDS_GWS_RESET1__RESOURCE36_RESET__SHIFT 0x4 #define GDS_GWS_RESET1__RESOURCE37_RESET_MASK 0x20 #define GDS_GWS_RESET1__RESOURCE37_RESET__SHIFT 0x5 #define GDS_GWS_RESET1__RESOURCE38_RESET_MASK 0x40 #define GDS_GWS_RESET1__RESOURCE38_RESET__SHIFT 0x6 #define GDS_GWS_RESET1__RESOURCE39_RESET_MASK 0x80 #define GDS_GWS_RESET1__RESOURCE39_RESET__SHIFT 0x7 #define GDS_GWS_RESET1__RESOURCE40_RESET_MASK 0x100 #define GDS_GWS_RESET1__RESOURCE40_RESET__SHIFT 0x8 #define GDS_GWS_RESET1__RESOURCE41_RESET_MASK 0x200 #define GDS_GWS_RESET1__RESOURCE41_RESET__SHIFT 0x9 #define GDS_GWS_RESET1__RESOURCE42_RESET_MASK 0x400 #define GDS_GWS_RESET1__RESOURCE42_RESET__SHIFT 0xa #define GDS_GWS_RESET1__RESOURCE43_RESET_MASK 0x800 #define GDS_GWS_RESET1__RESOURCE43_RESET__SHIFT 0xb #define GDS_GWS_RESET1__RESOURCE44_RESET_MASK 0x1000 #define GDS_GWS_RESET1__RESOURCE44_RESET__SHIFT 0xc #define GDS_GWS_RESET1__RESOURCE45_RESET_MASK 0x2000 #define GDS_GWS_RESET1__RESOURCE45_RESET__SHIFT 0xd #define GDS_GWS_RESET1__RESOURCE46_RESET_MASK 0x4000 #define GDS_GWS_RESET1__RESOURCE46_RESET__SHIFT 0xe #define GDS_GWS_RESET1__RESOURCE47_RESET_MASK 0x8000 #define GDS_GWS_RESET1__RESOURCE47_RESET__SHIFT 0xf #define GDS_GWS_RESET1__RESOURCE48_RESET_MASK 0x10000 #define GDS_GWS_RESET1__RESOURCE48_RESET__SHIFT 0x10 #define GDS_GWS_RESET1__RESOURCE49_RESET_MASK 0x20000 #define GDS_GWS_RESET1__RESOURCE49_RESET__SHIFT 0x11 #define GDS_GWS_RESET1__RESOURCE50_RESET_MASK 0x40000 #define GDS_GWS_RESET1__RESOURCE50_RESET__SHIFT 0x12 #define GDS_GWS_RESET1__RESOURCE51_RESET_MASK 0x80000 #define GDS_GWS_RESET1__RESOURCE51_RESET__SHIFT 0x13 #define GDS_GWS_RESET1__RESOURCE52_RESET_MASK 0x100000 #define GDS_GWS_RESET1__RESOURCE52_RESET__SHIFT 0x14 #define GDS_GWS_RESET1__RESOURCE53_RESET_MASK 0x200000 #define GDS_GWS_RESET1__RESOURCE53_RESET__SHIFT 0x15 #define GDS_GWS_RESET1__RESOURCE54_RESET_MASK 0x400000 #define GDS_GWS_RESET1__RESOURCE54_RESET__SHIFT 0x16 #define GDS_GWS_RESET1__RESOURCE55_RESET_MASK 0x800000 #define GDS_GWS_RESET1__RESOURCE55_RESET__SHIFT 0x17 #define GDS_GWS_RESET1__RESOURCE56_RESET_MASK 0x1000000 #define GDS_GWS_RESET1__RESOURCE56_RESET__SHIFT 0x18 #define GDS_GWS_RESET1__RESOURCE57_RESET_MASK 0x2000000 #define GDS_GWS_RESET1__RESOURCE57_RESET__SHIFT 0x19 #define GDS_GWS_RESET1__RESOURCE58_RESET_MASK 0x4000000 #define GDS_GWS_RESET1__RESOURCE58_RESET__SHIFT 0x1a #define GDS_GWS_RESET1__RESOURCE59_RESET_MASK 0x8000000 #define GDS_GWS_RESET1__RESOURCE59_RESET__SHIFT 0x1b #define GDS_GWS_RESET1__RESOURCE60_RESET_MASK 0x10000000 #define GDS_GWS_RESET1__RESOURCE60_RESET__SHIFT 0x1c #define GDS_GWS_RESET1__RESOURCE61_RESET_MASK 0x20000000 #define GDS_GWS_RESET1__RESOURCE61_RESET__SHIFT 0x1d #define GDS_GWS_RESET1__RESOURCE62_RESET_MASK 0x40000000 #define GDS_GWS_RESET1__RESOURCE62_RESET__SHIFT 0x1e #define GDS_GWS_RESET1__RESOURCE63_RESET_MASK 0x80000000 #define GDS_GWS_RESET1__RESOURCE63_RESET__SHIFT 0x1f #define GDS_GWS_RESOURCE_RESET__RESET_MASK 0x1 #define GDS_GWS_RESOURCE_RESET__RESET__SHIFT 0x0 #define GDS_GWS_RESOURCE_RESET__RESOURCE_ID_MASK 0xff00 #define GDS_GWS_RESOURCE_RESET__RESOURCE_ID__SHIFT 0x8 #define GDS_COMPUTE_MAX_WAVE_ID__MAX_WAVE_ID_MASK 0xfff #define GDS_COMPUTE_MAX_WAVE_ID__MAX_WAVE_ID__SHIFT 0x0 #define GDS_OA_RESET_MASK__ME0_GFXHP3D_PIX_RESET_MASK 0x1 #define GDS_OA_RESET_MASK__ME0_GFXHP3D_PIX_RESET__SHIFT 0x0 #define GDS_OA_RESET_MASK__ME0_GFXHP3D_VTX_RESET_MASK 0x2 #define GDS_OA_RESET_MASK__ME0_GFXHP3D_VTX_RESET__SHIFT 0x1 #define GDS_OA_RESET_MASK__ME0_CS_RESET_MASK 0x4 #define GDS_OA_RESET_MASK__ME0_CS_RESET__SHIFT 0x2 #define GDS_OA_RESET_MASK__UNUSED0_MASK 0x8 #define GDS_OA_RESET_MASK__UNUSED0__SHIFT 0x3 #define GDS_OA_RESET_MASK__ME1_PIPE0_RESET_MASK 0x10 #define GDS_OA_RESET_MASK__ME1_PIPE0_RESET__SHIFT 0x4 #define GDS_OA_RESET_MASK__ME1_PIPE1_RESET_MASK 0x20 #define GDS_OA_RESET_MASK__ME1_PIPE1_RESET__SHIFT 0x5 #define GDS_OA_RESET_MASK__ME1_PIPE2_RESET_MASK 0x40 #define GDS_OA_RESET_MASK__ME1_PIPE2_RESET__SHIFT 0x6 #define GDS_OA_RESET_MASK__ME1_PIPE3_RESET_MASK 0x80 #define GDS_OA_RESET_MASK__ME1_PIPE3_RESET__SHIFT 0x7 #define GDS_OA_RESET_MASK__ME2_PIPE0_RESET_MASK 0x100 #define GDS_OA_RESET_MASK__ME2_PIPE0_RESET__SHIFT 0x8 #define GDS_OA_RESET_MASK__ME2_PIPE1_RESET_MASK 0x200 #define GDS_OA_RESET_MASK__ME2_PIPE1_RESET__SHIFT 0x9 #define GDS_OA_RESET_MASK__ME2_PIPE2_RESET_MASK 0x400 #define GDS_OA_RESET_MASK__ME2_PIPE2_RESET__SHIFT 0xa #define GDS_OA_RESET_MASK__ME2_PIPE3_RESET_MASK 0x800 #define GDS_OA_RESET_MASK__ME2_PIPE3_RESET__SHIFT 0xb #define GDS_OA_RESET_MASK__UNUSED1_MASK 0xfffff000 #define GDS_OA_RESET_MASK__UNUSED1__SHIFT 0xc #define GDS_OA_RESET__RESET_MASK 0x1 #define GDS_OA_RESET__RESET__SHIFT 0x0 #define GDS_OA_RESET__PIPE_ID_MASK 0xff00 #define GDS_OA_RESET__PIPE_ID__SHIFT 0x8 #define GDS_ENHANCE__MISC_MASK 0xffff #define GDS_ENHANCE__MISC__SHIFT 0x0 #define GDS_ENHANCE__AUTO_INC_INDEX_MASK 0x10000 #define GDS_ENHANCE__AUTO_INC_INDEX__SHIFT 0x10 #define GDS_ENHANCE__CGPG_RESTORE_MASK 0x20000 #define GDS_ENHANCE__CGPG_RESTORE__SHIFT 0x11 #define GDS_ENHANCE__UNUSED_MASK 0xfffc0000 #define GDS_ENHANCE__UNUSED__SHIFT 0x12 #define GDS_OA_CGPG_RESTORE__VMID_MASK 0xff #define GDS_OA_CGPG_RESTORE__VMID__SHIFT 0x0 #define GDS_OA_CGPG_RESTORE__MEID_MASK 0xf00 #define GDS_OA_CGPG_RESTORE__MEID__SHIFT 0x8 #define GDS_OA_CGPG_RESTORE__PIPEID_MASK 0xf000 #define GDS_OA_CGPG_RESTORE__PIPEID__SHIFT 0xc #define GDS_OA_CGPG_RESTORE__QUEUEID_MASK 0xf0000 #define GDS_OA_CGPG_RESTORE__QUEUEID__SHIFT 0x10 #define GDS_OA_CGPG_RESTORE__UNUSED_MASK 0xfff00000 #define GDS_OA_CGPG_RESTORE__UNUSED__SHIFT 0x14 #define GDS_CS_CTXSW_STATUS__R_MASK 0x1 #define GDS_CS_CTXSW_STATUS__R__SHIFT 0x0 #define GDS_CS_CTXSW_STATUS__W_MASK 0x2 #define GDS_CS_CTXSW_STATUS__W__SHIFT 0x1 #define GDS_CS_CTXSW_STATUS__UNUSED_MASK 0xfffffffc #define GDS_CS_CTXSW_STATUS__UNUSED__SHIFT 0x2 #define GDS_CS_CTXSW_CNT0__UPDN_MASK 0xffff #define GDS_CS_CTXSW_CNT0__UPDN__SHIFT 0x0 #define GDS_CS_CTXSW_CNT0__PTR_MASK 0xffff0000 #define GDS_CS_CTXSW_CNT0__PTR__SHIFT 0x10 #define GDS_CS_CTXSW_CNT1__UPDN_MASK 0xffff #define GDS_CS_CTXSW_CNT1__UPDN__SHIFT 0x0 #define GDS_CS_CTXSW_CNT1__PTR_MASK 0xffff0000 #define GDS_CS_CTXSW_CNT1__PTR__SHIFT 0x10 #define GDS_CS_CTXSW_CNT2__UPDN_MASK 0xffff #define GDS_CS_CTXSW_CNT2__UPDN__SHIFT 0x0 #define GDS_CS_CTXSW_CNT2__PTR_MASK 0xffff0000 #define GDS_CS_CTXSW_CNT2__PTR__SHIFT 0x10 #define GDS_CS_CTXSW_CNT3__UPDN_MASK 0xffff #define GDS_CS_CTXSW_CNT3__UPDN__SHIFT 0x0 #define GDS_CS_CTXSW_CNT3__PTR_MASK 0xffff0000 #define GDS_CS_CTXSW_CNT3__PTR__SHIFT 0x10 #define GDS_GFX_CTXSW_STATUS__R_MASK 0x1 #define GDS_GFX_CTXSW_STATUS__R__SHIFT 0x0 #define GDS_GFX_CTXSW_STATUS__W_MASK 0x2 #define GDS_GFX_CTXSW_STATUS__W__SHIFT 0x1 #define GDS_GFX_CTXSW_STATUS__UNUSED_MASK 0xfffffffc #define GDS_GFX_CTXSW_STATUS__UNUSED__SHIFT 0x2 #define GDS_VS_CTXSW_CNT0__UPDN_MASK 0xffff #define GDS_VS_CTXSW_CNT0__UPDN__SHIFT 0x0 #define GDS_VS_CTXSW_CNT0__PTR_MASK 0xffff0000 #define GDS_VS_CTXSW_CNT0__PTR__SHIFT 0x10 #define GDS_VS_CTXSW_CNT1__UPDN_MASK 0xffff #define GDS_VS_CTXSW_CNT1__UPDN__SHIFT 0x0 #define GDS_VS_CTXSW_CNT1__PTR_MASK 0xffff0000 #define GDS_VS_CTXSW_CNT1__PTR__SHIFT 0x10 #define GDS_VS_CTXSW_CNT2__UPDN_MASK 0xffff #define GDS_VS_CTXSW_CNT2__UPDN__SHIFT 0x0 #define GDS_VS_CTXSW_CNT2__PTR_MASK 0xffff0000 #define GDS_VS_CTXSW_CNT2__PTR__SHIFT 0x10 #define GDS_VS_CTXSW_CNT3__UPDN_MASK 0xffff #define GDS_VS_CTXSW_CNT3__UPDN__SHIFT 0x0 #define GDS_VS_CTXSW_CNT3__PTR_MASK 0xffff0000 #define GDS_VS_CTXSW_CNT3__PTR__SHIFT 0x10 #define GDS_PS0_CTXSW_CNT0__UPDN_MASK 0xffff #define GDS_PS0_CTXSW_CNT0__UPDN__SHIFT 0x0 #define GDS_PS0_CTXSW_CNT0__PTR_MASK 0xffff0000 #define GDS_PS0_CTXSW_CNT0__PTR__SHIFT 0x10 #define GDS_PS1_CTXSW_CNT0__UPDN_MASK 0xffff #define GDS_PS1_CTXSW_CNT0__UPDN__SHIFT 0x0 #define GDS_PS1_CTXSW_CNT0__PTR_MASK 0xffff0000 #define GDS_PS1_CTXSW_CNT0__PTR__SHIFT 0x10 #define GDS_PS2_CTXSW_CNT0__UPDN_MASK 0xffff #define GDS_PS2_CTXSW_CNT0__UPDN__SHIFT 0x0 #define GDS_PS2_CTXSW_CNT0__PTR_MASK 0xffff0000 #define GDS_PS2_CTXSW_CNT0__PTR__SHIFT 0x10 #define GDS_PS3_CTXSW_CNT0__UPDN_MASK 0xffff #define GDS_PS3_CTXSW_CNT0__UPDN__SHIFT 0x0 #define GDS_PS3_CTXSW_CNT0__PTR_MASK 0xffff0000 #define GDS_PS3_CTXSW_CNT0__PTR__SHIFT 0x10 #define GDS_PS4_CTXSW_CNT0__UPDN_MASK 0xffff #define GDS_PS4_CTXSW_CNT0__UPDN__SHIFT 0x0 #define GDS_PS4_CTXSW_CNT0__PTR_MASK 0xffff0000 #define GDS_PS4_CTXSW_CNT0__PTR__SHIFT 0x10 #define GDS_PS5_CTXSW_CNT0__UPDN_MASK 0xffff #define GDS_PS5_CTXSW_CNT0__UPDN__SHIFT 0x0 #define GDS_PS5_CTXSW_CNT0__PTR_MASK 0xffff0000 #define GDS_PS5_CTXSW_CNT0__PTR__SHIFT 0x10 #define GDS_PS6_CTXSW_CNT0__UPDN_MASK 0xffff #define GDS_PS6_CTXSW_CNT0__UPDN__SHIFT 0x0 #define GDS_PS6_CTXSW_CNT0__PTR_MASK 0xffff0000 #define GDS_PS6_CTXSW_CNT0__PTR__SHIFT 0x10 #define GDS_PS7_CTXSW_CNT0__UPDN_MASK 0xffff #define GDS_PS7_CTXSW_CNT0__UPDN__SHIFT 0x0 #define GDS_PS7_CTXSW_CNT0__PTR_MASK 0xffff0000 #define GDS_PS7_CTXSW_CNT0__PTR__SHIFT 0x10 #define GDS_PS0_CTXSW_CNT1__UPDN_MASK 0xffff #define GDS_PS0_CTXSW_CNT1__UPDN__SHIFT 0x0 #define GDS_PS0_CTXSW_CNT1__PTR_MASK 0xffff0000 #define GDS_PS0_CTXSW_CNT1__PTR__SHIFT 0x10 #define GDS_PS1_CTXSW_CNT1__UPDN_MASK 0xffff #define GDS_PS1_CTXSW_CNT1__UPDN__SHIFT 0x0 #define GDS_PS1_CTXSW_CNT1__PTR_MASK 0xffff0000 #define GDS_PS1_CTXSW_CNT1__PTR__SHIFT 0x10 #define GDS_PS2_CTXSW_CNT1__UPDN_MASK 0xffff #define GDS_PS2_CTXSW_CNT1__UPDN__SHIFT 0x0 #define GDS_PS2_CTXSW_CNT1__PTR_MASK 0xffff0000 #define GDS_PS2_CTXSW_CNT1__PTR__SHIFT 0x10 #define GDS_PS3_CTXSW_CNT1__UPDN_MASK 0xffff #define GDS_PS3_CTXSW_CNT1__UPDN__SHIFT 0x0 #define GDS_PS3_CTXSW_CNT1__PTR_MASK 0xffff0000 #define GDS_PS3_CTXSW_CNT1__PTR__SHIFT 0x10 #define GDS_PS4_CTXSW_CNT1__UPDN_MASK 0xffff #define GDS_PS4_CTXSW_CNT1__UPDN__SHIFT 0x0 #define GDS_PS4_CTXSW_CNT1__PTR_MASK 0xffff0000 #define GDS_PS4_CTXSW_CNT1__PTR__SHIFT 0x10 #define GDS_PS5_CTXSW_CNT1__UPDN_MASK 0xffff #define GDS_PS5_CTXSW_CNT1__UPDN__SHIFT 0x0 #define GDS_PS5_CTXSW_CNT1__PTR_MASK 0xffff0000 #define GDS_PS5_CTXSW_CNT1__PTR__SHIFT 0x10 #define GDS_PS6_CTXSW_CNT1__UPDN_MASK 0xffff #define GDS_PS6_CTXSW_CNT1__UPDN__SHIFT 0x0 #define GDS_PS6_CTXSW_CNT1__PTR_MASK 0xffff0000 #define GDS_PS6_CTXSW_CNT1__PTR__SHIFT 0x10 #define GDS_PS7_CTXSW_CNT1__UPDN_MASK 0xffff #define GDS_PS7_CTXSW_CNT1__UPDN__SHIFT 0x0 #define GDS_PS7_CTXSW_CNT1__PTR_MASK 0xffff0000 #define GDS_PS7_CTXSW_CNT1__PTR__SHIFT 0x10 #define GDS_PS0_CTXSW_CNT2__UPDN_MASK 0xffff #define GDS_PS0_CTXSW_CNT2__UPDN__SHIFT 0x0 #define GDS_PS0_CTXSW_CNT2__PTR_MASK 0xffff0000 #define GDS_PS0_CTXSW_CNT2__PTR__SHIFT 0x10 #define GDS_PS1_CTXSW_CNT2__UPDN_MASK 0xffff #define GDS_PS1_CTXSW_CNT2__UPDN__SHIFT 0x0 #define GDS_PS1_CTXSW_CNT2__PTR_MASK 0xffff0000 #define GDS_PS1_CTXSW_CNT2__PTR__SHIFT 0x10 #define GDS_PS2_CTXSW_CNT2__UPDN_MASK 0xffff #define GDS_PS2_CTXSW_CNT2__UPDN__SHIFT 0x0 #define GDS_PS2_CTXSW_CNT2__PTR_MASK 0xffff0000 #define GDS_PS2_CTXSW_CNT2__PTR__SHIFT 0x10 #define GDS_PS3_CTXSW_CNT2__UPDN_MASK 0xffff #define GDS_PS3_CTXSW_CNT2__UPDN__SHIFT 0x0 #define GDS_PS3_CTXSW_CNT2__PTR_MASK 0xffff0000 #define GDS_PS3_CTXSW_CNT2__PTR__SHIFT 0x10 #define GDS_PS4_CTXSW_CNT2__UPDN_MASK 0xffff #define GDS_PS4_CTXSW_CNT2__UPDN__SHIFT 0x0 #define GDS_PS4_CTXSW_CNT2__PTR_MASK 0xffff0000 #define GDS_PS4_CTXSW_CNT2__PTR__SHIFT 0x10 #define GDS_PS5_CTXSW_CNT2__UPDN_MASK 0xffff #define GDS_PS5_CTXSW_CNT2__UPDN__SHIFT 0x0 #define GDS_PS5_CTXSW_CNT2__PTR_MASK 0xffff0000 #define GDS_PS5_CTXSW_CNT2__PTR__SHIFT 0x10 #define GDS_PS6_CTXSW_CNT2__UPDN_MASK 0xffff #define GDS_PS6_CTXSW_CNT2__UPDN__SHIFT 0x0 #define GDS_PS6_CTXSW_CNT2__PTR_MASK 0xffff0000 #define GDS_PS6_CTXSW_CNT2__PTR__SHIFT 0x10 #define GDS_PS7_CTXSW_CNT2__UPDN_MASK 0xffff #define GDS_PS7_CTXSW_CNT2__UPDN__SHIFT 0x0 #define GDS_PS7_CTXSW_CNT2__PTR_MASK 0xffff0000 #define GDS_PS7_CTXSW_CNT2__PTR__SHIFT 0x10 #define GDS_PS0_CTXSW_CNT3__UPDN_MASK 0xffff #define GDS_PS0_CTXSW_CNT3__UPDN__SHIFT 0x0 #define GDS_PS0_CTXSW_CNT3__PTR_MASK 0xffff0000 #define GDS_PS0_CTXSW_CNT3__PTR__SHIFT 0x10 #define GDS_PS1_CTXSW_CNT3__UPDN_MASK 0xffff #define GDS_PS1_CTXSW_CNT3__UPDN__SHIFT 0x0 #define GDS_PS1_CTXSW_CNT3__PTR_MASK 0xffff0000 #define GDS_PS1_CTXSW_CNT3__PTR__SHIFT 0x10 #define GDS_PS2_CTXSW_CNT3__UPDN_MASK 0xffff #define GDS_PS2_CTXSW_CNT3__UPDN__SHIFT 0x0 #define GDS_PS2_CTXSW_CNT3__PTR_MASK 0xffff0000 #define GDS_PS2_CTXSW_CNT3__PTR__SHIFT 0x10 #define GDS_PS3_CTXSW_CNT3__UPDN_MASK 0xffff #define GDS_PS3_CTXSW_CNT3__UPDN__SHIFT 0x0 #define GDS_PS3_CTXSW_CNT3__PTR_MASK 0xffff0000 #define GDS_PS3_CTXSW_CNT3__PTR__SHIFT 0x10 #define GDS_PS4_CTXSW_CNT3__UPDN_MASK 0xffff #define GDS_PS4_CTXSW_CNT3__UPDN__SHIFT 0x0 #define GDS_PS4_CTXSW_CNT3__PTR_MASK 0xffff0000 #define GDS_PS4_CTXSW_CNT3__PTR__SHIFT 0x10 #define GDS_PS5_CTXSW_CNT3__UPDN_MASK 0xffff #define GDS_PS5_CTXSW_CNT3__UPDN__SHIFT 0x0 #define GDS_PS5_CTXSW_CNT3__PTR_MASK 0xffff0000 #define GDS_PS5_CTXSW_CNT3__PTR__SHIFT 0x10 #define GDS_PS6_CTXSW_CNT3__UPDN_MASK 0xffff #define GDS_PS6_CTXSW_CNT3__UPDN__SHIFT 0x0 #define GDS_PS6_CTXSW_CNT3__PTR_MASK 0xffff0000 #define GDS_PS6_CTXSW_CNT3__PTR__SHIFT 0x10 #define GDS_PS7_CTXSW_CNT3__UPDN_MASK 0xffff #define GDS_PS7_CTXSW_CNT3__UPDN__SHIFT 0x0 #define GDS_PS7_CTXSW_CNT3__PTR_MASK 0xffff0000 #define GDS_PS7_CTXSW_CNT3__PTR__SHIFT 0x10 #define CS_COPY_STATE__SRC_STATE_ID_MASK 0x7 #define CS_COPY_STATE__SRC_STATE_ID__SHIFT 0x0 #define GFX_COPY_STATE__SRC_STATE_ID_MASK 0x7 #define GFX_COPY_STATE__SRC_STATE_ID__SHIFT 0x0 #define VGT_DRAW_INITIATOR__SOURCE_SELECT_MASK 0x3 #define VGT_DRAW_INITIATOR__SOURCE_SELECT__SHIFT 0x0 #define VGT_DRAW_INITIATOR__MAJOR_MODE_MASK 0xc #define VGT_DRAW_INITIATOR__MAJOR_MODE__SHIFT 0x2 #define VGT_DRAW_INITIATOR__SPRITE_EN_R6XX_MASK 0x10 #define VGT_DRAW_INITIATOR__SPRITE_EN_R6XX__SHIFT 0x4 #define VGT_DRAW_INITIATOR__NOT_EOP_MASK 0x20 #define VGT_DRAW_INITIATOR__NOT_EOP__SHIFT 0x5 #define VGT_DRAW_INITIATOR__USE_OPAQUE_MASK 0x40 #define VGT_DRAW_INITIATOR__USE_OPAQUE__SHIFT 0x6 #define VGT_EVENT_INITIATOR__EVENT_TYPE_MASK 0x3f #define VGT_EVENT_INITIATOR__EVENT_TYPE__SHIFT 0x0 #define VGT_EVENT_INITIATOR__ADDRESS_HI_MASK 0x7fc0000 #define VGT_EVENT_INITIATOR__ADDRESS_HI__SHIFT 0x12 #define VGT_EVENT_INITIATOR__EXTENDED_EVENT_MASK 0x8000000 #define VGT_EVENT_INITIATOR__EXTENDED_EVENT__SHIFT 0x1b #define VGT_EVENT_ADDRESS_REG__ADDRESS_LOW_MASK 0xfffffff #define VGT_EVENT_ADDRESS_REG__ADDRESS_LOW__SHIFT 0x0 #define VGT_DMA_BASE_HI__BASE_ADDR_MASK 0xff #define VGT_DMA_BASE_HI__BASE_ADDR__SHIFT 0x0 #define VGT_DMA_BASE__BASE_ADDR_MASK 0xffffffff #define VGT_DMA_BASE__BASE_ADDR__SHIFT 0x0 #define VGT_DMA_INDEX_TYPE__INDEX_TYPE_MASK 0x3 #define VGT_DMA_INDEX_TYPE__INDEX_TYPE__SHIFT 0x0 #define VGT_DMA_INDEX_TYPE__SWAP_MODE_MASK 0xc #define VGT_DMA_INDEX_TYPE__SWAP_MODE__SHIFT 0x2 #define VGT_DMA_INDEX_TYPE__BUF_TYPE_MASK 0x30 #define VGT_DMA_INDEX_TYPE__BUF_TYPE__SHIFT 0x4 #define VGT_DMA_INDEX_TYPE__RDREQ_POLICY_MASK 0x40 #define VGT_DMA_INDEX_TYPE__RDREQ_POLICY__SHIFT 0x6 #define VGT_DMA_INDEX_TYPE__NOT_EOP_MASK 0x200 #define VGT_DMA_INDEX_TYPE__NOT_EOP__SHIFT 0x9 #define VGT_DMA_INDEX_TYPE__REQ_PATH_MASK 0x400 #define VGT_DMA_INDEX_TYPE__REQ_PATH__SHIFT 0xa #define VGT_DMA_INDEX_TYPE__MTYPE_MASK 0x1800 #define VGT_DMA_INDEX_TYPE__MTYPE__SHIFT 0xb #define VGT_DMA_NUM_INSTANCES__NUM_INSTANCES_MASK 0xffffffff #define VGT_DMA_NUM_INSTANCES__NUM_INSTANCES__SHIFT 0x0 #define IA_ENHANCE__MISC_MASK 0xffffffff #define IA_ENHANCE__MISC__SHIFT 0x0 #define VGT_DMA_SIZE__NUM_INDICES_MASK 0xffffffff #define VGT_DMA_SIZE__NUM_INDICES__SHIFT 0x0 #define VGT_DMA_MAX_SIZE__MAX_SIZE_MASK 0xffffffff #define VGT_DMA_MAX_SIZE__MAX_SIZE__SHIFT 0x0 #define VGT_DMA_PRIMITIVE_TYPE__PRIM_TYPE_MASK 0x3f #define VGT_DMA_PRIMITIVE_TYPE__PRIM_TYPE__SHIFT 0x0 #define VGT_DMA_CONTROL__PRIMGROUP_SIZE_MASK 0xffff #define VGT_DMA_CONTROL__PRIMGROUP_SIZE__SHIFT 0x0 #define VGT_DMA_CONTROL__IA_SWITCH_ON_EOP_MASK 0x20000 #define VGT_DMA_CONTROL__IA_SWITCH_ON_EOP__SHIFT 0x11 #define VGT_DMA_CONTROL__WD_SWITCH_ON_EOP_MASK 0x100000 #define VGT_DMA_CONTROL__WD_SWITCH_ON_EOP__SHIFT 0x14 #define VGT_IMMED_DATA__DATA_MASK 0xffffffff #define VGT_IMMED_DATA__DATA__SHIFT 0x0 #define VGT_INDEX_TYPE__INDEX_TYPE_MASK 0x3 #define VGT_INDEX_TYPE__INDEX_TYPE__SHIFT 0x0 #define VGT_NUM_INDICES__NUM_INDICES_MASK 0xffffffff #define VGT_NUM_INDICES__NUM_INDICES__SHIFT 0x0 #define VGT_NUM_INSTANCES__NUM_INSTANCES_MASK 0xffffffff #define VGT_NUM_INSTANCES__NUM_INSTANCES__SHIFT 0x0 #define VGT_PRIMITIVE_TYPE__PRIM_TYPE_MASK 0x3f #define VGT_PRIMITIVE_TYPE__PRIM_TYPE__SHIFT 0x0 #define VGT_PRIMITIVEID_EN__PRIMITIVEID_EN_MASK 0x1 #define VGT_PRIMITIVEID_EN__PRIMITIVEID_EN__SHIFT 0x0 #define VGT_PRIMITIVEID_EN__DISABLE_RESET_ON_EOI_MASK 0x2 #define VGT_PRIMITIVEID_EN__DISABLE_RESET_ON_EOI__SHIFT 0x1 #define VGT_PRIMITIVEID_RESET__VALUE_MASK 0xffffffff #define VGT_PRIMITIVEID_RESET__VALUE__SHIFT 0x0 #define VGT_VTX_CNT_EN__VTX_CNT_EN_MASK 0x1 #define VGT_VTX_CNT_EN__VTX_CNT_EN__SHIFT 0x0 #define VGT_REUSE_OFF__REUSE_OFF_MASK 0x1 #define VGT_REUSE_OFF__REUSE_OFF__SHIFT 0x0 #define VGT_INSTANCE_STEP_RATE_0__STEP_RATE_MASK 0xffffffff #define VGT_INSTANCE_STEP_RATE_0__STEP_RATE__SHIFT 0x0 #define VGT_INSTANCE_STEP_RATE_1__STEP_RATE_MASK 0xffffffff #define VGT_INSTANCE_STEP_RATE_1__STEP_RATE__SHIFT 0x0 #define VGT_MAX_VTX_INDX__MAX_INDX_MASK 0xffffffff #define VGT_MAX_VTX_INDX__MAX_INDX__SHIFT 0x0 #define VGT_MIN_VTX_INDX__MIN_INDX_MASK 0xffffffff #define VGT_MIN_VTX_INDX__MIN_INDX__SHIFT 0x0 #define VGT_INDX_OFFSET__INDX_OFFSET_MASK 0xffffffff #define VGT_INDX_OFFSET__INDX_OFFSET__SHIFT 0x0 #define VGT_VERTEX_REUSE_BLOCK_CNTL__VTX_REUSE_DEPTH_MASK 0xff #define VGT_VERTEX_REUSE_BLOCK_CNTL__VTX_REUSE_DEPTH__SHIFT 0x0 #define VGT_OUT_DEALLOC_CNTL__DEALLOC_DIST_MASK 0x7f #define VGT_OUT_DEALLOC_CNTL__DEALLOC_DIST__SHIFT 0x0 #define VGT_MULTI_PRIM_IB_RESET_INDX__RESET_INDX_MASK 0xffffffff #define VGT_MULTI_PRIM_IB_RESET_INDX__RESET_INDX__SHIFT 0x0 #define VGT_MULTI_PRIM_IB_RESET_EN__RESET_EN_MASK 0x1 #define VGT_MULTI_PRIM_IB_RESET_EN__RESET_EN__SHIFT 0x0 #define VGT_ENHANCE__MISC_MASK 0xffffffff #define VGT_ENHANCE__MISC__SHIFT 0x0 #define VGT_OUTPUT_PATH_CNTL__PATH_SELECT_MASK 0x7 #define VGT_OUTPUT_PATH_CNTL__PATH_SELECT__SHIFT 0x0 #define VGT_HOS_CNTL__TESS_MODE_MASK 0x3 #define VGT_HOS_CNTL__TESS_MODE__SHIFT 0x0 #define VGT_HOS_MAX_TESS_LEVEL__MAX_TESS_MASK 0xffffffff #define VGT_HOS_MAX_TESS_LEVEL__MAX_TESS__SHIFT 0x0 #define VGT_HOS_MIN_TESS_LEVEL__MIN_TESS_MASK 0xffffffff #define VGT_HOS_MIN_TESS_LEVEL__MIN_TESS__SHIFT 0x0 #define VGT_HOS_REUSE_DEPTH__REUSE_DEPTH_MASK 0xff #define VGT_HOS_REUSE_DEPTH__REUSE_DEPTH__SHIFT 0x0 #define VGT_GROUP_PRIM_TYPE__PRIM_TYPE_MASK 0x1f #define VGT_GROUP_PRIM_TYPE__PRIM_TYPE__SHIFT 0x0 #define VGT_GROUP_PRIM_TYPE__RETAIN_ORDER_MASK 0x4000 #define VGT_GROUP_PRIM_TYPE__RETAIN_ORDER__SHIFT 0xe #define VGT_GROUP_PRIM_TYPE__RETAIN_QUADS_MASK 0x8000 #define VGT_GROUP_PRIM_TYPE__RETAIN_QUADS__SHIFT 0xf #define VGT_GROUP_PRIM_TYPE__PRIM_ORDER_MASK 0x70000 #define VGT_GROUP_PRIM_TYPE__PRIM_ORDER__SHIFT 0x10 #define VGT_GROUP_FIRST_DECR__FIRST_DECR_MASK 0xf #define VGT_GROUP_FIRST_DECR__FIRST_DECR__SHIFT 0x0 #define VGT_GROUP_DECR__DECR_MASK 0xf #define VGT_GROUP_DECR__DECR__SHIFT 0x0 #define VGT_GROUP_VECT_0_CNTL__COMP_X_EN_MASK 0x1 #define VGT_GROUP_VECT_0_CNTL__COMP_X_EN__SHIFT 0x0 #define VGT_GROUP_VECT_0_CNTL__COMP_Y_EN_MASK 0x2 #define VGT_GROUP_VECT_0_CNTL__COMP_Y_EN__SHIFT 0x1 #define VGT_GROUP_VECT_0_CNTL__COMP_Z_EN_MASK 0x4 #define VGT_GROUP_VECT_0_CNTL__COMP_Z_EN__SHIFT 0x2 #define VGT_GROUP_VECT_0_CNTL__COMP_W_EN_MASK 0x8 #define VGT_GROUP_VECT_0_CNTL__COMP_W_EN__SHIFT 0x3 #define VGT_GROUP_VECT_0_CNTL__STRIDE_MASK 0xff00 #define VGT_GROUP_VECT_0_CNTL__STRIDE__SHIFT 0x8 #define VGT_GROUP_VECT_0_CNTL__SHIFT_MASK 0xff0000 #define VGT_GROUP_VECT_0_CNTL__SHIFT__SHIFT 0x10 #define VGT_GROUP_VECT_1_CNTL__COMP_X_EN_MASK 0x1 #define VGT_GROUP_VECT_1_CNTL__COMP_X_EN__SHIFT 0x0 #define VGT_GROUP_VECT_1_CNTL__COMP_Y_EN_MASK 0x2 #define VGT_GROUP_VECT_1_CNTL__COMP_Y_EN__SHIFT 0x1 #define VGT_GROUP_VECT_1_CNTL__COMP_Z_EN_MASK 0x4 #define VGT_GROUP_VECT_1_CNTL__COMP_Z_EN__SHIFT 0x2 #define VGT_GROUP_VECT_1_CNTL__COMP_W_EN_MASK 0x8 #define VGT_GROUP_VECT_1_CNTL__COMP_W_EN__SHIFT 0x3 #define VGT_GROUP_VECT_1_CNTL__STRIDE_MASK 0xff00 #define VGT_GROUP_VECT_1_CNTL__STRIDE__SHIFT 0x8 #define VGT_GROUP_VECT_1_CNTL__SHIFT_MASK 0xff0000 #define VGT_GROUP_VECT_1_CNTL__SHIFT__SHIFT 0x10 #define VGT_GROUP_VECT_0_FMT_CNTL__X_CONV_MASK 0xf #define VGT_GROUP_VECT_0_FMT_CNTL__X_CONV__SHIFT 0x0 #define VGT_GROUP_VECT_0_FMT_CNTL__X_OFFSET_MASK 0xf0 #define VGT_GROUP_VECT_0_FMT_CNTL__X_OFFSET__SHIFT 0x4 #define VGT_GROUP_VECT_0_FMT_CNTL__Y_CONV_MASK 0xf00 #define VGT_GROUP_VECT_0_FMT_CNTL__Y_CONV__SHIFT 0x8 #define VGT_GROUP_VECT_0_FMT_CNTL__Y_OFFSET_MASK 0xf000 #define VGT_GROUP_VECT_0_FMT_CNTL__Y_OFFSET__SHIFT 0xc #define VGT_GROUP_VECT_0_FMT_CNTL__Z_CONV_MASK 0xf0000 #define VGT_GROUP_VECT_0_FMT_CNTL__Z_CONV__SHIFT 0x10 #define VGT_GROUP_VECT_0_FMT_CNTL__Z_OFFSET_MASK 0xf00000 #define VGT_GROUP_VECT_0_FMT_CNTL__Z_OFFSET__SHIFT 0x14 #define VGT_GROUP_VECT_0_FMT_CNTL__W_CONV_MASK 0xf000000 #define VGT_GROUP_VECT_0_FMT_CNTL__W_CONV__SHIFT 0x18 #define VGT_GROUP_VECT_0_FMT_CNTL__W_OFFSET_MASK 0xf0000000 #define VGT_GROUP_VECT_0_FMT_CNTL__W_OFFSET__SHIFT 0x1c #define VGT_GROUP_VECT_1_FMT_CNTL__X_CONV_MASK 0xf #define VGT_GROUP_VECT_1_FMT_CNTL__X_CONV__SHIFT 0x0 #define VGT_GROUP_VECT_1_FMT_CNTL__X_OFFSET_MASK 0xf0 #define VGT_GROUP_VECT_1_FMT_CNTL__X_OFFSET__SHIFT 0x4 #define VGT_GROUP_VECT_1_FMT_CNTL__Y_CONV_MASK 0xf00 #define VGT_GROUP_VECT_1_FMT_CNTL__Y_CONV__SHIFT 0x8 #define VGT_GROUP_VECT_1_FMT_CNTL__Y_OFFSET_MASK 0xf000 #define VGT_GROUP_VECT_1_FMT_CNTL__Y_OFFSET__SHIFT 0xc #define VGT_GROUP_VECT_1_FMT_CNTL__Z_CONV_MASK 0xf0000 #define VGT_GROUP_VECT_1_FMT_CNTL__Z_CONV__SHIFT 0x10 #define VGT_GROUP_VECT_1_FMT_CNTL__Z_OFFSET_MASK 0xf00000 #define VGT_GROUP_VECT_1_FMT_CNTL__Z_OFFSET__SHIFT 0x14 #define VGT_GROUP_VECT_1_FMT_CNTL__W_CONV_MASK 0xf000000 #define VGT_GROUP_VECT_1_FMT_CNTL__W_CONV__SHIFT 0x18 #define VGT_GROUP_VECT_1_FMT_CNTL__W_OFFSET_MASK 0xf0000000 #define VGT_GROUP_VECT_1_FMT_CNTL__W_OFFSET__SHIFT 0x1c #define VGT_VTX_VECT_EJECT_REG__PRIM_COUNT_MASK 0x3ff #define VGT_VTX_VECT_EJECT_REG__PRIM_COUNT__SHIFT 0x0 #define VGT_DMA_DATA_FIFO_DEPTH__DMA_DATA_FIFO_DEPTH_MASK 0x1ff #define VGT_DMA_DATA_FIFO_DEPTH__DMA_DATA_FIFO_DEPTH__SHIFT 0x0 #define VGT_DMA_REQ_FIFO_DEPTH__DMA_REQ_FIFO_DEPTH_MASK 0x3f #define VGT_DMA_REQ_FIFO_DEPTH__DMA_REQ_FIFO_DEPTH__SHIFT 0x0 #define VGT_DRAW_INIT_FIFO_DEPTH__DRAW_INIT_FIFO_DEPTH_MASK 0x3f #define VGT_DRAW_INIT_FIFO_DEPTH__DRAW_INIT_FIFO_DEPTH__SHIFT 0x0 #define VGT_LAST_COPY_STATE__SRC_STATE_ID_MASK 0x7 #define VGT_LAST_COPY_STATE__SRC_STATE_ID__SHIFT 0x0 #define VGT_LAST_COPY_STATE__DST_STATE_ID_MASK 0x70000 #define VGT_LAST_COPY_STATE__DST_STATE_ID__SHIFT 0x10 #define CC_GC_SHADER_ARRAY_CONFIG__INACTIVE_CUS_MASK 0xffff0000 #define CC_GC_SHADER_ARRAY_CONFIG__INACTIVE_CUS__SHIFT 0x10 #define GC_USER_SHADER_ARRAY_CONFIG__INACTIVE_CUS_MASK 0xffff0000 #define GC_USER_SHADER_ARRAY_CONFIG__INACTIVE_CUS__SHIFT 0x10 #define VGT_GS_MODE__MODE_MASK 0x7 #define VGT_GS_MODE__MODE__SHIFT 0x0 #define VGT_GS_MODE__RESERVED_0_MASK 0x8 #define VGT_GS_MODE__RESERVED_0__SHIFT 0x3 #define VGT_GS_MODE__CUT_MODE_MASK 0x30 #define VGT_GS_MODE__CUT_MODE__SHIFT 0x4 #define VGT_GS_MODE__RESERVED_1_MASK 0x7c0 #define VGT_GS_MODE__RESERVED_1__SHIFT 0x6 #define VGT_GS_MODE__GS_C_PACK_EN_MASK 0x800 #define VGT_GS_MODE__GS_C_PACK_EN__SHIFT 0xb #define VGT_GS_MODE__RESERVED_2_MASK 0x1000 #define VGT_GS_MODE__RESERVED_2__SHIFT 0xc #define VGT_GS_MODE__ES_PASSTHRU_MASK 0x2000 #define VGT_GS_MODE__ES_PASSTHRU__SHIFT 0xd #define VGT_GS_MODE__RESERVED_3_MASK 0x4000 #define VGT_GS_MODE__RESERVED_3__SHIFT 0xe #define VGT_GS_MODE__RESERVED_4_MASK 0x8000 #define VGT_GS_MODE__RESERVED_4__SHIFT 0xf #define VGT_GS_MODE__RESERVED_5_MASK 0x10000 #define VGT_GS_MODE__RESERVED_5__SHIFT 0x10 #define VGT_GS_MODE__PARTIAL_THD_AT_EOI_MASK 0x20000 #define VGT_GS_MODE__PARTIAL_THD_AT_EOI__SHIFT 0x11 #define VGT_GS_MODE__SUPPRESS_CUTS_MASK 0x40000 #define VGT_GS_MODE__SUPPRESS_CUTS__SHIFT 0x12 #define VGT_GS_MODE__ES_WRITE_OPTIMIZE_MASK 0x80000 #define VGT_GS_MODE__ES_WRITE_OPTIMIZE__SHIFT 0x13 #define VGT_GS_MODE__GS_WRITE_OPTIMIZE_MASK 0x100000 #define VGT_GS_MODE__GS_WRITE_OPTIMIZE__SHIFT 0x14 #define VGT_GS_MODE__ONCHIP_MASK 0x600000 #define VGT_GS_MODE__ONCHIP__SHIFT 0x15 #define VGT_GS_ONCHIP_CNTL__ES_VERTS_PER_SUBGRP_MASK 0x7ff #define VGT_GS_ONCHIP_CNTL__ES_VERTS_PER_SUBGRP__SHIFT 0x0 #define VGT_GS_ONCHIP_CNTL__GS_PRIMS_PER_SUBGRP_MASK 0x3ff800 #define VGT_GS_ONCHIP_CNTL__GS_PRIMS_PER_SUBGRP__SHIFT 0xb #define VGT_GS_OUT_PRIM_TYPE__OUTPRIM_TYPE_MASK 0x3f #define VGT_GS_OUT_PRIM_TYPE__OUTPRIM_TYPE__SHIFT 0x0 #define VGT_GS_OUT_PRIM_TYPE__OUTPRIM_TYPE_1_MASK 0x3f00 #define VGT_GS_OUT_PRIM_TYPE__OUTPRIM_TYPE_1__SHIFT 0x8 #define VGT_GS_OUT_PRIM_TYPE__OUTPRIM_TYPE_2_MASK 0x3f0000 #define VGT_GS_OUT_PRIM_TYPE__OUTPRIM_TYPE_2__SHIFT 0x10 #define VGT_GS_OUT_PRIM_TYPE__OUTPRIM_TYPE_3_MASK 0xfc00000 #define VGT_GS_OUT_PRIM_TYPE__OUTPRIM_TYPE_3__SHIFT 0x16 #define VGT_GS_OUT_PRIM_TYPE__UNIQUE_TYPE_PER_STREAM_MASK 0x80000000 #define VGT_GS_OUT_PRIM_TYPE__UNIQUE_TYPE_PER_STREAM__SHIFT 0x1f #define VGT_CACHE_INVALIDATION__CACHE_INVALIDATION_MASK 0x3 #define VGT_CACHE_INVALIDATION__CACHE_INVALIDATION__SHIFT 0x0 #define VGT_CACHE_INVALIDATION__DIS_INSTANCING_OPT_MASK 0x10 #define VGT_CACHE_INVALIDATION__DIS_INSTANCING_OPT__SHIFT 0x4 #define VGT_CACHE_INVALIDATION__VS_NO_EXTRA_BUFFER_MASK 0x20 #define VGT_CACHE_INVALIDATION__VS_NO_EXTRA_BUFFER__SHIFT 0x5 #define VGT_CACHE_INVALIDATION__AUTO_INVLD_EN_MASK 0xc0 #define VGT_CACHE_INVALIDATION__AUTO_INVLD_EN__SHIFT 0x6 #define VGT_CACHE_INVALIDATION__USE_GS_DONE_MASK 0x200 #define VGT_CACHE_INVALIDATION__USE_GS_DONE__SHIFT 0x9 #define VGT_CACHE_INVALIDATION__DIS_RANGE_FULL_INVLD_MASK 0x800 #define VGT_CACHE_INVALIDATION__DIS_RANGE_FULL_INVLD__SHIFT 0xb #define VGT_CACHE_INVALIDATION__GS_LATE_ALLOC_EN_MASK 0x1000 #define VGT_CACHE_INVALIDATION__GS_LATE_ALLOC_EN__SHIFT 0xc #define VGT_CACHE_INVALIDATION__STREAMOUT_FULL_FLUSH_MASK 0x2000 #define VGT_CACHE_INVALIDATION__STREAMOUT_FULL_FLUSH__SHIFT 0xd #define VGT_CACHE_INVALIDATION__ES_LIMIT_MASK 0x1f0000 #define VGT_CACHE_INVALIDATION__ES_LIMIT__SHIFT 0x10 #define VGT_RESET_DEBUG__GS_DISABLE_MASK 0x1 #define VGT_RESET_DEBUG__GS_DISABLE__SHIFT 0x0 #define VGT_RESET_DEBUG__TESS_DISABLE_MASK 0x2 #define VGT_RESET_DEBUG__TESS_DISABLE__SHIFT 0x1 #define VGT_RESET_DEBUG__WD_DISABLE_MASK 0x4 #define VGT_RESET_DEBUG__WD_DISABLE__SHIFT 0x2 #define VGT_STRMOUT_DELAY__SKIP_DELAY_MASK 0xff #define VGT_STRMOUT_DELAY__SKIP_DELAY__SHIFT 0x0 #define VGT_STRMOUT_DELAY__SE0_WD_DELAY_MASK 0x700 #define VGT_STRMOUT_DELAY__SE0_WD_DELAY__SHIFT 0x8 #define VGT_STRMOUT_DELAY__SE1_WD_DELAY_MASK 0x3800 #define VGT_STRMOUT_DELAY__SE1_WD_DELAY__SHIFT 0xb #define VGT_STRMOUT_DELAY__SE2_WD_DELAY_MASK 0x1c000 #define VGT_STRMOUT_DELAY__SE2_WD_DELAY__SHIFT 0xe #define VGT_STRMOUT_DELAY__SE3_WD_DELAY_MASK 0xe0000 #define VGT_STRMOUT_DELAY__SE3_WD_DELAY__SHIFT 0x11 #define VGT_FIFO_DEPTHS__VS_DEALLOC_TBL_DEPTH_MASK 0x7f #define VGT_FIFO_DEPTHS__VS_DEALLOC_TBL_DEPTH__SHIFT 0x0 #define VGT_FIFO_DEPTHS__RESERVED_0_MASK 0x80 #define VGT_FIFO_DEPTHS__RESERVED_0__SHIFT 0x7 #define VGT_FIFO_DEPTHS__CLIPP_FIFO_DEPTH_MASK 0x3fff00 #define VGT_FIFO_DEPTHS__CLIPP_FIFO_DEPTH__SHIFT 0x8 #define VGT_FIFO_DEPTHS__HSINPUT_FIFO_DEPTH_MASK 0xfc00000 #define VGT_FIFO_DEPTHS__HSINPUT_FIFO_DEPTH__SHIFT 0x16 #define VGT_GS_PER_ES__GS_PER_ES_MASK 0x7ff #define VGT_GS_PER_ES__GS_PER_ES__SHIFT 0x0 #define VGT_ES_PER_GS__ES_PER_GS_MASK 0x7ff #define VGT_ES_PER_GS__ES_PER_GS__SHIFT 0x0 #define VGT_GS_PER_VS__GS_PER_VS_MASK 0xf #define VGT_GS_PER_VS__GS_PER_VS__SHIFT 0x0 #define VGT_GS_VERTEX_REUSE__VERT_REUSE_MASK 0x1f #define VGT_GS_VERTEX_REUSE__VERT_REUSE__SHIFT 0x0 #define VGT_MC_LAT_CNTL__MC_TIME_STAMP_RES_MASK 0x3 #define VGT_MC_LAT_CNTL__MC_TIME_STAMP_RES__SHIFT 0x0 #define IA_CNTL_STATUS__IA_BUSY_MASK 0x1 #define IA_CNTL_STATUS__IA_BUSY__SHIFT 0x0 #define IA_CNTL_STATUS__IA_DMA_BUSY_MASK 0x2 #define IA_CNTL_STATUS__IA_DMA_BUSY__SHIFT 0x1 #define IA_CNTL_STATUS__IA_DMA_REQ_BUSY_MASK 0x4 #define IA_CNTL_STATUS__IA_DMA_REQ_BUSY__SHIFT 0x2 #define IA_CNTL_STATUS__IA_GRP_BUSY_MASK 0x8 #define IA_CNTL_STATUS__IA_GRP_BUSY__SHIFT 0x3 #define IA_CNTL_STATUS__IA_ADC_BUSY_MASK 0x10 #define IA_CNTL_STATUS__IA_ADC_BUSY__SHIFT 0x4 #define VGT_STRMOUT_CONFIG__STREAMOUT_0_EN_MASK 0x1 #define VGT_STRMOUT_CONFIG__STREAMOUT_0_EN__SHIFT 0x0 #define VGT_STRMOUT_CONFIG__STREAMOUT_1_EN_MASK 0x2 #define VGT_STRMOUT_CONFIG__STREAMOUT_1_EN__SHIFT 0x1 #define VGT_STRMOUT_CONFIG__STREAMOUT_2_EN_MASK 0x4 #define VGT_STRMOUT_CONFIG__STREAMOUT_2_EN__SHIFT 0x2 #define VGT_STRMOUT_CONFIG__STREAMOUT_3_EN_MASK 0x8 #define VGT_STRMOUT_CONFIG__STREAMOUT_3_EN__SHIFT 0x3 #define VGT_STRMOUT_CONFIG__RAST_STREAM_MASK 0x70 #define VGT_STRMOUT_CONFIG__RAST_STREAM__SHIFT 0x4 #define VGT_STRMOUT_CONFIG__RAST_STREAM_MASK_MASK 0xf00 #define VGT_STRMOUT_CONFIG__RAST_STREAM_MASK__SHIFT 0x8 #define VGT_STRMOUT_CONFIG__USE_RAST_STREAM_MASK_MASK 0x80000000 #define VGT_STRMOUT_CONFIG__USE_RAST_STREAM_MASK__SHIFT 0x1f #define VGT_STRMOUT_BUFFER_SIZE_0__SIZE_MASK 0xffffffff #define VGT_STRMOUT_BUFFER_SIZE_0__SIZE__SHIFT 0x0 #define VGT_STRMOUT_BUFFER_SIZE_1__SIZE_MASK 0xffffffff #define VGT_STRMOUT_BUFFER_SIZE_1__SIZE__SHIFT 0x0 #define VGT_STRMOUT_BUFFER_SIZE_2__SIZE_MASK 0xffffffff #define VGT_STRMOUT_BUFFER_SIZE_2__SIZE__SHIFT 0x0 #define VGT_STRMOUT_BUFFER_SIZE_3__SIZE_MASK 0xffffffff #define VGT_STRMOUT_BUFFER_SIZE_3__SIZE__SHIFT 0x0 #define VGT_STRMOUT_BUFFER_OFFSET_0__OFFSET_MASK 0xffffffff #define VGT_STRMOUT_BUFFER_OFFSET_0__OFFSET__SHIFT 0x0 #define VGT_STRMOUT_BUFFER_OFFSET_1__OFFSET_MASK 0xffffffff #define VGT_STRMOUT_BUFFER_OFFSET_1__OFFSET__SHIFT 0x0 #define VGT_STRMOUT_BUFFER_OFFSET_2__OFFSET_MASK 0xffffffff #define VGT_STRMOUT_BUFFER_OFFSET_2__OFFSET__SHIFT 0x0 #define VGT_STRMOUT_BUFFER_OFFSET_3__OFFSET_MASK 0xffffffff #define VGT_STRMOUT_BUFFER_OFFSET_3__OFFSET__SHIFT 0x0 #define VGT_STRMOUT_VTX_STRIDE_0__STRIDE_MASK 0x3ff #define VGT_STRMOUT_VTX_STRIDE_0__STRIDE__SHIFT 0x0 #define VGT_STRMOUT_VTX_STRIDE_1__STRIDE_MASK 0x3ff #define VGT_STRMOUT_VTX_STRIDE_1__STRIDE__SHIFT 0x0 #define VGT_STRMOUT_VTX_STRIDE_2__STRIDE_MASK 0x3ff #define VGT_STRMOUT_VTX_STRIDE_2__STRIDE__SHIFT 0x0 #define VGT_STRMOUT_VTX_STRIDE_3__STRIDE_MASK 0x3ff #define VGT_STRMOUT_VTX_STRIDE_3__STRIDE__SHIFT 0x0 #define VGT_STRMOUT_BUFFER_CONFIG__STREAM_0_BUFFER_EN_MASK 0xf #define VGT_STRMOUT_BUFFER_CONFIG__STREAM_0_BUFFER_EN__SHIFT 0x0 #define VGT_STRMOUT_BUFFER_CONFIG__STREAM_1_BUFFER_EN_MASK 0xf0 #define VGT_STRMOUT_BUFFER_CONFIG__STREAM_1_BUFFER_EN__SHIFT 0x4 #define VGT_STRMOUT_BUFFER_CONFIG__STREAM_2_BUFFER_EN_MASK 0xf00 #define VGT_STRMOUT_BUFFER_CONFIG__STREAM_2_BUFFER_EN__SHIFT 0x8 #define VGT_STRMOUT_BUFFER_CONFIG__STREAM_3_BUFFER_EN_MASK 0xf000 #define VGT_STRMOUT_BUFFER_CONFIG__STREAM_3_BUFFER_EN__SHIFT 0xc #define VGT_STRMOUT_BUFFER_FILLED_SIZE_0__SIZE_MASK 0xffffffff #define VGT_STRMOUT_BUFFER_FILLED_SIZE_0__SIZE__SHIFT 0x0 #define VGT_STRMOUT_BUFFER_FILLED_SIZE_1__SIZE_MASK 0xffffffff #define VGT_STRMOUT_BUFFER_FILLED_SIZE_1__SIZE__SHIFT 0x0 #define VGT_STRMOUT_BUFFER_FILLED_SIZE_2__SIZE_MASK 0xffffffff #define VGT_STRMOUT_BUFFER_FILLED_SIZE_2__SIZE__SHIFT 0x0 #define VGT_STRMOUT_BUFFER_FILLED_SIZE_3__SIZE_MASK 0xffffffff #define VGT_STRMOUT_BUFFER_FILLED_SIZE_3__SIZE__SHIFT 0x0 #define VGT_STRMOUT_DRAW_OPAQUE_OFFSET__OFFSET_MASK 0xffffffff #define VGT_STRMOUT_DRAW_OPAQUE_OFFSET__OFFSET__SHIFT 0x0 #define VGT_STRMOUT_DRAW_OPAQUE_BUFFER_FILLED_SIZE__SIZE_MASK 0xffffffff #define VGT_STRMOUT_DRAW_OPAQUE_BUFFER_FILLED_SIZE__SIZE__SHIFT 0x0 #define VGT_STRMOUT_DRAW_OPAQUE_VERTEX_STRIDE__VERTEX_STRIDE_MASK 0x1ff #define VGT_STRMOUT_DRAW_OPAQUE_VERTEX_STRIDE__VERTEX_STRIDE__SHIFT 0x0 #define VGT_GS_MAX_VERT_OUT__MAX_VERT_OUT_MASK 0x7ff #define VGT_GS_MAX_VERT_OUT__MAX_VERT_OUT__SHIFT 0x0 #define VGT_SHADER_STAGES_EN__LS_EN_MASK 0x3 #define VGT_SHADER_STAGES_EN__LS_EN__SHIFT 0x0 #define VGT_SHADER_STAGES_EN__HS_EN_MASK 0x4 #define VGT_SHADER_STAGES_EN__HS_EN__SHIFT 0x2 #define VGT_SHADER_STAGES_EN__ES_EN_MASK 0x18 #define VGT_SHADER_STAGES_EN__ES_EN__SHIFT 0x3 #define VGT_SHADER_STAGES_EN__GS_EN_MASK 0x20 #define VGT_SHADER_STAGES_EN__GS_EN__SHIFT 0x5 #define VGT_SHADER_STAGES_EN__VS_EN_MASK 0xc0 #define VGT_SHADER_STAGES_EN__VS_EN__SHIFT 0x6 #define VGT_SHADER_STAGES_EN__DYNAMIC_HS_MASK 0x100 #define VGT_SHADER_STAGES_EN__DYNAMIC_HS__SHIFT 0x8 #define VGT_SHADER_STAGES_EN__DISPATCH_DRAW_EN_MASK 0x200 #define VGT_SHADER_STAGES_EN__DISPATCH_DRAW_EN__SHIFT 0x9 #define VGT_SHADER_STAGES_EN__DIS_DEALLOC_ACCUM_0_MASK 0x400 #define VGT_SHADER_STAGES_EN__DIS_DEALLOC_ACCUM_0__SHIFT 0xa #define VGT_SHADER_STAGES_EN__DIS_DEALLOC_ACCUM_1_MASK 0x800 #define VGT_SHADER_STAGES_EN__DIS_DEALLOC_ACCUM_1__SHIFT 0xb #define VGT_SHADER_STAGES_EN__VS_WAVE_ID_EN_MASK 0x1000 #define VGT_SHADER_STAGES_EN__VS_WAVE_ID_EN__SHIFT 0xc #define VGT_DISPATCH_DRAW_INDEX__MATCH_INDEX_MASK 0xffffffff #define VGT_DISPATCH_DRAW_INDEX__MATCH_INDEX__SHIFT 0x0 #define VGT_LS_HS_CONFIG__NUM_PATCHES_MASK 0xff #define VGT_LS_HS_CONFIG__NUM_PATCHES__SHIFT 0x0 #define VGT_LS_HS_CONFIG__HS_NUM_INPUT_CP_MASK 0x3f00 #define VGT_LS_HS_CONFIG__HS_NUM_INPUT_CP__SHIFT 0x8 #define VGT_LS_HS_CONFIG__HS_NUM_OUTPUT_CP_MASK 0xfc000 #define VGT_LS_HS_CONFIG__HS_NUM_OUTPUT_CP__SHIFT 0xe #define VGT_DMA_LS_HS_CONFIG__HS_NUM_INPUT_CP_MASK 0x3f00 #define VGT_DMA_LS_HS_CONFIG__HS_NUM_INPUT_CP__SHIFT 0x8 #define VGT_TF_PARAM__TYPE_MASK 0x3 #define VGT_TF_PARAM__TYPE__SHIFT 0x0 #define VGT_TF_PARAM__PARTITIONING_MASK 0x1c #define VGT_TF_PARAM__PARTITIONING__SHIFT 0x2 #define VGT_TF_PARAM__TOPOLOGY_MASK 0xe0 #define VGT_TF_PARAM__TOPOLOGY__SHIFT 0x5 #define VGT_TF_PARAM__RESERVED_REDUC_AXIS_MASK 0x100 #define VGT_TF_PARAM__RESERVED_REDUC_AXIS__SHIFT 0x8 #define VGT_TF_PARAM__DEPRECATED_MASK 0x200 #define VGT_TF_PARAM__DEPRECATED__SHIFT 0x9 #define VGT_TF_PARAM__NUM_DS_WAVES_PER_SIMD_MASK 0x3c00 #define VGT_TF_PARAM__NUM_DS_WAVES_PER_SIMD__SHIFT 0xa #define VGT_TF_PARAM__DISABLE_DONUTS_MASK 0x4000 #define VGT_TF_PARAM__DISABLE_DONUTS__SHIFT 0xe #define VGT_TF_PARAM__RDREQ_POLICY_MASK 0x8000 #define VGT_TF_PARAM__RDREQ_POLICY__SHIFT 0xf #define VGT_TF_PARAM__DISTRIBUTION_MODE_MASK 0x60000 #define VGT_TF_PARAM__DISTRIBUTION_MODE__SHIFT 0x11 #define VGT_TF_PARAM__MTYPE_MASK 0x180000 #define VGT_TF_PARAM__MTYPE__SHIFT 0x13 #define VGT_TESS_DISTRIBUTION__ACCUM_ISOLINE_MASK 0xff #define VGT_TESS_DISTRIBUTION__ACCUM_ISOLINE__SHIFT 0x0 #define VGT_TESS_DISTRIBUTION__ACCUM_TRI_MASK 0xff00 #define VGT_TESS_DISTRIBUTION__ACCUM_TRI__SHIFT 0x8 #define VGT_TESS_DISTRIBUTION__ACCUM_QUAD_MASK 0xff0000 #define VGT_TESS_DISTRIBUTION__ACCUM_QUAD__SHIFT 0x10 #define VGT_TF_RING_SIZE__SIZE_MASK 0xffff #define VGT_TF_RING_SIZE__SIZE__SHIFT 0x0 #define VGT_SYS_CONFIG__DUAL_CORE_EN_MASK 0x1 #define VGT_SYS_CONFIG__DUAL_CORE_EN__SHIFT 0x0 #define VGT_SYS_CONFIG__MAX_LS_HS_THDGRP_MASK 0x7e #define VGT_SYS_CONFIG__MAX_LS_HS_THDGRP__SHIFT 0x1 #define VGT_SYS_CONFIG__ADC_EVENT_FILTER_DISABLE_MASK 0x80 #define VGT_SYS_CONFIG__ADC_EVENT_FILTER_DISABLE__SHIFT 0x7 #define VGT_HS_OFFCHIP_PARAM__OFFCHIP_BUFFERING_MASK 0x1ff #define VGT_HS_OFFCHIP_PARAM__OFFCHIP_BUFFERING__SHIFT 0x0 #define VGT_HS_OFFCHIP_PARAM__OFFCHIP_GRANULARITY_MASK 0x600 #define VGT_HS_OFFCHIP_PARAM__OFFCHIP_GRANULARITY__SHIFT 0x9 #define VGT_TF_MEMORY_BASE__BASE_MASK 0xffffffff #define VGT_TF_MEMORY_BASE__BASE__SHIFT 0x0 #define VGT_GS_INSTANCE_CNT__ENABLE_MASK 0x1 #define VGT_GS_INSTANCE_CNT__ENABLE__SHIFT 0x0 #define VGT_GS_INSTANCE_CNT__CNT_MASK 0x1fc #define VGT_GS_INSTANCE_CNT__CNT__SHIFT 0x2 #define IA_MULTI_VGT_PARAM__PRIMGROUP_SIZE_MASK 0xffff #define IA_MULTI_VGT_PARAM__PRIMGROUP_SIZE__SHIFT 0x0 #define IA_MULTI_VGT_PARAM__PARTIAL_VS_WAVE_ON_MASK 0x10000 #define IA_MULTI_VGT_PARAM__PARTIAL_VS_WAVE_ON__SHIFT 0x10 #define IA_MULTI_VGT_PARAM__SWITCH_ON_EOP_MASK 0x20000 #define IA_MULTI_VGT_PARAM__SWITCH_ON_EOP__SHIFT 0x11 #define IA_MULTI_VGT_PARAM__PARTIAL_ES_WAVE_ON_MASK 0x40000 #define IA_MULTI_VGT_PARAM__PARTIAL_ES_WAVE_ON__SHIFT 0x12 #define IA_MULTI_VGT_PARAM__SWITCH_ON_EOI_MASK 0x80000 #define IA_MULTI_VGT_PARAM__SWITCH_ON_EOI__SHIFT 0x13 #define IA_MULTI_VGT_PARAM__WD_SWITCH_ON_EOP_MASK 0x100000 #define IA_MULTI_VGT_PARAM__WD_SWITCH_ON_EOP__SHIFT 0x14 #define IA_MULTI_VGT_PARAM__MAX_PRIMGRP_IN_WAVE_MASK 0xf0000000 #define IA_MULTI_VGT_PARAM__MAX_PRIMGRP_IN_WAVE__SHIFT 0x1c #define VGT_VS_MAX_WAVE_ID__MAX_WAVE_ID_MASK 0xfff #define VGT_VS_MAX_WAVE_ID__MAX_WAVE_ID__SHIFT 0x0 #define VGT_ESGS_RING_SIZE__MEM_SIZE_MASK 0xffffffff #define VGT_ESGS_RING_SIZE__MEM_SIZE__SHIFT 0x0 #define VGT_GSVS_RING_SIZE__MEM_SIZE_MASK 0xffffffff #define VGT_GSVS_RING_SIZE__MEM_SIZE__SHIFT 0x0 #define VGT_GSVS_RING_OFFSET_1__OFFSET_MASK 0x7fff #define VGT_GSVS_RING_OFFSET_1__OFFSET__SHIFT 0x0 #define VGT_GSVS_RING_OFFSET_2__OFFSET_MASK 0x7fff #define VGT_GSVS_RING_OFFSET_2__OFFSET__SHIFT 0x0 #define VGT_GSVS_RING_OFFSET_3__OFFSET_MASK 0x7fff #define VGT_GSVS_RING_OFFSET_3__OFFSET__SHIFT 0x0 #define VGT_ESGS_RING_ITEMSIZE__ITEMSIZE_MASK 0x7fff #define VGT_ESGS_RING_ITEMSIZE__ITEMSIZE__SHIFT 0x0 #define VGT_GSVS_RING_ITEMSIZE__ITEMSIZE_MASK 0x7fff #define VGT_GSVS_RING_ITEMSIZE__ITEMSIZE__SHIFT 0x0 #define VGT_GS_VERT_ITEMSIZE__ITEMSIZE_MASK 0x7fff #define VGT_GS_VERT_ITEMSIZE__ITEMSIZE__SHIFT 0x0 #define VGT_GS_VERT_ITEMSIZE_1__ITEMSIZE_MASK 0x7fff #define VGT_GS_VERT_ITEMSIZE_1__ITEMSIZE__SHIFT 0x0 #define VGT_GS_VERT_ITEMSIZE_2__ITEMSIZE_MASK 0x7fff #define VGT_GS_VERT_ITEMSIZE_2__ITEMSIZE__SHIFT 0x0 #define VGT_GS_VERT_ITEMSIZE_3__ITEMSIZE_MASK 0x7fff #define VGT_GS_VERT_ITEMSIZE_3__ITEMSIZE__SHIFT 0x0 #define WD_CNTL_STATUS__WD_BUSY_MASK 0x1 #define WD_CNTL_STATUS__WD_BUSY__SHIFT 0x0 #define WD_CNTL_STATUS__WD_SPL_DMA_BUSY_MASK 0x2 #define WD_CNTL_STATUS__WD_SPL_DMA_BUSY__SHIFT 0x1 #define WD_CNTL_STATUS__WD_SPL_DI_BUSY_MASK 0x4 #define WD_CNTL_STATUS__WD_SPL_DI_BUSY__SHIFT 0x2 #define WD_CNTL_STATUS__WD_ADC_BUSY_MASK 0x8 #define WD_CNTL_STATUS__WD_ADC_BUSY__SHIFT 0x3 #define WD_ENHANCE__MISC_MASK 0xffffffff #define WD_ENHANCE__MISC__SHIFT 0x0 #define GFX_PIPE_CONTROL__HYSTERESIS_CNT_MASK 0x1fff #define GFX_PIPE_CONTROL__HYSTERESIS_CNT__SHIFT 0x0 #define GFX_PIPE_CONTROL__RESERVED_MASK 0xe000 #define GFX_PIPE_CONTROL__RESERVED__SHIFT 0xd #define GFX_PIPE_CONTROL__CONTEXT_SUSPEND_EN_MASK 0x10000 #define GFX_PIPE_CONTROL__CONTEXT_SUSPEND_EN__SHIFT 0x10 #define GFX_PIPE_PRIORITY__HP_PIPE_SELECT_MASK 0x1 #define GFX_PIPE_PRIORITY__HP_PIPE_SELECT__SHIFT 0x0 #define CGTT_VGT_CLK_CTRL__ON_DELAY_MASK 0xf #define CGTT_VGT_CLK_CTRL__ON_DELAY__SHIFT 0x0 #define CGTT_VGT_CLK_CTRL__OFF_HYSTERESIS_MASK 0xff0 #define CGTT_VGT_CLK_CTRL__OFF_HYSTERESIS__SHIFT 0x4 #define CGTT_VGT_CLK_CTRL__SOFT_OVERRIDE7_MASK 0x1000000 #define CGTT_VGT_CLK_CTRL__SOFT_OVERRIDE7__SHIFT 0x18 #define CGTT_VGT_CLK_CTRL__PERF_ENABLE_MASK 0x2000000 #define CGTT_VGT_CLK_CTRL__PERF_ENABLE__SHIFT 0x19 #define CGTT_VGT_CLK_CTRL__DBG_ENABLE_MASK 0x4000000 #define CGTT_VGT_CLK_CTRL__DBG_ENABLE__SHIFT 0x1a #define CGTT_VGT_CLK_CTRL__SOFT_OVERRIDE4_MASK 0x8000000 #define CGTT_VGT_CLK_CTRL__SOFT_OVERRIDE4__SHIFT 0x1b #define CGTT_VGT_CLK_CTRL__SOFT_OVERRIDE3_MASK 0x10000000 #define CGTT_VGT_CLK_CTRL__SOFT_OVERRIDE3__SHIFT 0x1c #define CGTT_VGT_CLK_CTRL__GS_OVERRIDE_MASK 0x20000000 #define CGTT_VGT_CLK_CTRL__GS_OVERRIDE__SHIFT 0x1d #define CGTT_VGT_CLK_CTRL__CORE_OVERRIDE_MASK 0x40000000 #define CGTT_VGT_CLK_CTRL__CORE_OVERRIDE__SHIFT 0x1e #define CGTT_VGT_CLK_CTRL__REG_OVERRIDE_MASK 0x80000000 #define CGTT_VGT_CLK_CTRL__REG_OVERRIDE__SHIFT 0x1f #define CGTT_IA_CLK_CTRL__ON_DELAY_MASK 0xf #define CGTT_IA_CLK_CTRL__ON_DELAY__SHIFT 0x0 #define CGTT_IA_CLK_CTRL__OFF_HYSTERESIS_MASK 0xff0 #define CGTT_IA_CLK_CTRL__OFF_HYSTERESIS__SHIFT 0x4 #define CGTT_IA_CLK_CTRL__SOFT_OVERRIDE7_MASK 0x1000000 #define CGTT_IA_CLK_CTRL__SOFT_OVERRIDE7__SHIFT 0x18 #define CGTT_IA_CLK_CTRL__PERF_ENABLE_MASK 0x2000000 #define CGTT_IA_CLK_CTRL__PERF_ENABLE__SHIFT 0x19 #define CGTT_IA_CLK_CTRL__DBG_ENABLE_MASK 0x4000000 #define CGTT_IA_CLK_CTRL__DBG_ENABLE__SHIFT 0x1a #define CGTT_IA_CLK_CTRL__SOFT_OVERRIDE4_MASK 0x8000000 #define CGTT_IA_CLK_CTRL__SOFT_OVERRIDE4__SHIFT 0x1b #define CGTT_IA_CLK_CTRL__SOFT_OVERRIDE3_MASK 0x10000000 #define CGTT_IA_CLK_CTRL__SOFT_OVERRIDE3__SHIFT 0x1c #define CGTT_IA_CLK_CTRL__SOFT_OVERRIDE2_MASK 0x20000000 #define CGTT_IA_CLK_CTRL__SOFT_OVERRIDE2__SHIFT 0x1d #define CGTT_IA_CLK_CTRL__CORE_OVERRIDE_MASK 0x40000000 #define CGTT_IA_CLK_CTRL__CORE_OVERRIDE__SHIFT 0x1e #define CGTT_IA_CLK_CTRL__REG_OVERRIDE_MASK 0x80000000 #define CGTT_IA_CLK_CTRL__REG_OVERRIDE__SHIFT 0x1f #define CGTT_WD_CLK_CTRL__ON_DELAY_MASK 0xf #define CGTT_WD_CLK_CTRL__ON_DELAY__SHIFT 0x0 #define CGTT_WD_CLK_CTRL__OFF_HYSTERESIS_MASK 0xff0 #define CGTT_WD_CLK_CTRL__OFF_HYSTERESIS__SHIFT 0x4 #define CGTT_WD_CLK_CTRL__SOFT_OVERRIDE7_MASK 0x1000000 #define CGTT_WD_CLK_CTRL__SOFT_OVERRIDE7__SHIFT 0x18 #define CGTT_WD_CLK_CTRL__PERF_ENABLE_MASK 0x2000000 #define CGTT_WD_CLK_CTRL__PERF_ENABLE__SHIFT 0x19 #define CGTT_WD_CLK_CTRL__DBG_ENABLE_MASK 0x4000000 #define CGTT_WD_CLK_CTRL__DBG_ENABLE__SHIFT 0x1a #define CGTT_WD_CLK_CTRL__SOFT_OVERRIDE4_MASK 0x8000000 #define CGTT_WD_CLK_CTRL__SOFT_OVERRIDE4__SHIFT 0x1b #define CGTT_WD_CLK_CTRL__ADC_OVERRIDE_MASK 0x10000000 #define CGTT_WD_CLK_CTRL__ADC_OVERRIDE__SHIFT 0x1c #define CGTT_WD_CLK_CTRL__CORE_OVERRIDE_MASK 0x20000000 #define CGTT_WD_CLK_CTRL__CORE_OVERRIDE__SHIFT 0x1d #define CGTT_WD_CLK_CTRL__RBIU_INPUT_OVERRIDE_MASK 0x40000000 #define CGTT_WD_CLK_CTRL__RBIU_INPUT_OVERRIDE__SHIFT 0x1e #define CGTT_WD_CLK_CTRL__REG_OVERRIDE_MASK 0x80000000 #define CGTT_WD_CLK_CTRL__REG_OVERRIDE__SHIFT 0x1f #define VGT_DEBUG_CNTL__VGT_DEBUG_INDX_MASK 0x3f #define VGT_DEBUG_CNTL__VGT_DEBUG_INDX__SHIFT 0x0 #define VGT_DEBUG_CNTL__VGT_DEBUG_SEL_BUS_B_MASK 0x40 #define VGT_DEBUG_CNTL__VGT_DEBUG_SEL_BUS_B__SHIFT 0x6 #define VGT_DEBUG_DATA__DATA_MASK 0xffffffff #define VGT_DEBUG_DATA__DATA__SHIFT 0x0 #define IA_DEBUG_CNTL__IA_DEBUG_INDX_MASK 0x3f #define IA_DEBUG_CNTL__IA_DEBUG_INDX__SHIFT 0x0 #define IA_DEBUG_CNTL__IA_DEBUG_SEL_BUS_B_MASK 0x40 #define IA_DEBUG_CNTL__IA_DEBUG_SEL_BUS_B__SHIFT 0x6 #define IA_DEBUG_DATA__DATA_MASK 0xffffffff #define IA_DEBUG_DATA__DATA__SHIFT 0x0 #define VGT_CNTL_STATUS__VGT_BUSY_MASK 0x1 #define VGT_CNTL_STATUS__VGT_BUSY__SHIFT 0x0 #define VGT_CNTL_STATUS__VGT_OUT_INDX_BUSY_MASK 0x2 #define VGT_CNTL_STATUS__VGT_OUT_INDX_BUSY__SHIFT 0x1 #define VGT_CNTL_STATUS__VGT_OUT_BUSY_MASK 0x4 #define VGT_CNTL_STATUS__VGT_OUT_BUSY__SHIFT 0x2 #define VGT_CNTL_STATUS__VGT_PT_BUSY_MASK 0x8 #define VGT_CNTL_STATUS__VGT_PT_BUSY__SHIFT 0x3 #define VGT_CNTL_STATUS__VGT_TE_BUSY_MASK 0x10 #define VGT_CNTL_STATUS__VGT_TE_BUSY__SHIFT 0x4 #define VGT_CNTL_STATUS__VGT_VR_BUSY_MASK 0x20 #define VGT_CNTL_STATUS__VGT_VR_BUSY__SHIFT 0x5 #define VGT_CNTL_STATUS__VGT_PI_BUSY_MASK 0x40 #define VGT_CNTL_STATUS__VGT_PI_BUSY__SHIFT 0x6 #define VGT_CNTL_STATUS__VGT_GS_BUSY_MASK 0x80 #define VGT_CNTL_STATUS__VGT_GS_BUSY__SHIFT 0x7 #define VGT_CNTL_STATUS__VGT_HS_BUSY_MASK 0x100 #define VGT_CNTL_STATUS__VGT_HS_BUSY__SHIFT 0x8 #define VGT_CNTL_STATUS__VGT_TE11_BUSY_MASK 0x200 #define VGT_CNTL_STATUS__VGT_TE11_BUSY__SHIFT 0x9 #define WD_DEBUG_CNTL__WD_DEBUG_INDX_MASK 0x3f #define WD_DEBUG_CNTL__WD_DEBUG_INDX__SHIFT 0x0 #define WD_DEBUG_CNTL__WD_DEBUG_SEL_BUS_B_MASK 0x40 #define WD_DEBUG_CNTL__WD_DEBUG_SEL_BUS_B__SHIFT 0x6 #define WD_DEBUG_DATA__DATA_MASK 0xffffffff #define WD_DEBUG_DATA__DATA__SHIFT 0x0 #define WD_QOS__DRAW_STALL_MASK 0x1 #define WD_QOS__DRAW_STALL__SHIFT 0x0 #define CC_GC_PRIM_CONFIG__INACTIVE_IA_MASK 0x30000 #define CC_GC_PRIM_CONFIG__INACTIVE_IA__SHIFT 0x10 #define CC_GC_PRIM_CONFIG__INACTIVE_VGT_PA_MASK 0xf000000 #define CC_GC_PRIM_CONFIG__INACTIVE_VGT_PA__SHIFT 0x18 #define GC_USER_PRIM_CONFIG__INACTIVE_IA_MASK 0x30000 #define GC_USER_PRIM_CONFIG__INACTIVE_IA__SHIFT 0x10 #define GC_USER_PRIM_CONFIG__INACTIVE_VGT_PA_MASK 0xf000000 #define GC_USER_PRIM_CONFIG__INACTIVE_VGT_PA__SHIFT 0x18 #define WD_DEBUG_REG0__wd_busy_extended_MASK 0x1 #define WD_DEBUG_REG0__wd_busy_extended__SHIFT 0x0 #define WD_DEBUG_REG0__wd_nodma_busy_extended_MASK 0x2 #define WD_DEBUG_REG0__wd_nodma_busy_extended__SHIFT 0x1 #define WD_DEBUG_REG0__wd_busy_MASK 0x4 #define WD_DEBUG_REG0__wd_busy__SHIFT 0x2 #define WD_DEBUG_REG0__wd_nodma_busy_MASK 0x8 #define WD_DEBUG_REG0__wd_nodma_busy__SHIFT 0x3 #define WD_DEBUG_REG0__rbiu_busy_MASK 0x10 #define WD_DEBUG_REG0__rbiu_busy__SHIFT 0x4 #define WD_DEBUG_REG0__spl_dma_busy_MASK 0x20 #define WD_DEBUG_REG0__spl_dma_busy__SHIFT 0x5 #define WD_DEBUG_REG0__spl_di_busy_MASK 0x40 #define WD_DEBUG_REG0__spl_di_busy__SHIFT 0x6 #define WD_DEBUG_REG0__vgt0_active_q_MASK 0x80 #define WD_DEBUG_REG0__vgt0_active_q__SHIFT 0x7 #define WD_DEBUG_REG0__vgt1_active_q_MASK 0x100 #define WD_DEBUG_REG0__vgt1_active_q__SHIFT 0x8 #define WD_DEBUG_REG0__spl_dma_p1_busy_MASK 0x200 #define WD_DEBUG_REG0__spl_dma_p1_busy__SHIFT 0x9 #define WD_DEBUG_REG0__rbiu_dr_p1_fifo_busy_MASK 0x400 #define WD_DEBUG_REG0__rbiu_dr_p1_fifo_busy__SHIFT 0xa #define WD_DEBUG_REG0__rbiu_di_p1_fifo_busy_MASK 0x800 #define WD_DEBUG_REG0__rbiu_di_p1_fifo_busy__SHIFT 0xb #define WD_DEBUG_REG0__SPARE2_MASK 0x1000 #define WD_DEBUG_REG0__SPARE2__SHIFT 0xc #define WD_DEBUG_REG0__rbiu_dr_fifo_busy_MASK 0x2000 #define WD_DEBUG_REG0__rbiu_dr_fifo_busy__SHIFT 0xd #define WD_DEBUG_REG0__rbiu_spl_dr_valid_MASK 0x4000 #define WD_DEBUG_REG0__rbiu_spl_dr_valid__SHIFT 0xe #define WD_DEBUG_REG0__spl_rbiu_dr_read_MASK 0x8000 #define WD_DEBUG_REG0__spl_rbiu_dr_read__SHIFT 0xf #define WD_DEBUG_REG0__SPARE3_MASK 0x10000 #define WD_DEBUG_REG0__SPARE3__SHIFT 0x10 #define WD_DEBUG_REG0__rbiu_di_fifo_busy_MASK 0x20000 #define WD_DEBUG_REG0__rbiu_di_fifo_busy__SHIFT 0x11 #define WD_DEBUG_REG0__rbiu_spl_di_valid_MASK 0x40000 #define WD_DEBUG_REG0__rbiu_spl_di_valid__SHIFT 0x12 #define WD_DEBUG_REG0__spl_rbiu_di_read_MASK 0x80000 #define WD_DEBUG_REG0__spl_rbiu_di_read__SHIFT 0x13 #define WD_DEBUG_REG0__se0_synced_q_MASK 0x100000 #define WD_DEBUG_REG0__se0_synced_q__SHIFT 0x14 #define WD_DEBUG_REG0__se1_synced_q_MASK 0x200000 #define WD_DEBUG_REG0__se1_synced_q__SHIFT 0x15 #define WD_DEBUG_REG0__se2_synced_q_MASK 0x400000 #define WD_DEBUG_REG0__se2_synced_q__SHIFT 0x16 #define WD_DEBUG_REG0__se3_synced_q_MASK 0x800000 #define WD_DEBUG_REG0__se3_synced_q__SHIFT 0x17 #define WD_DEBUG_REG0__reg_clk_busy_MASK 0x1000000 #define WD_DEBUG_REG0__reg_clk_busy__SHIFT 0x18 #define WD_DEBUG_REG0__input_clk_busy_MASK 0x2000000 #define WD_DEBUG_REG0__input_clk_busy__SHIFT 0x19 #define WD_DEBUG_REG0__core_clk_busy_MASK 0x4000000 #define WD_DEBUG_REG0__core_clk_busy__SHIFT 0x1a #define WD_DEBUG_REG0__vgt2_active_q_MASK 0x8000000 #define WD_DEBUG_REG0__vgt2_active_q__SHIFT 0x1b #define WD_DEBUG_REG0__sclk_reg_vld_MASK 0x10000000 #define WD_DEBUG_REG0__sclk_reg_vld__SHIFT 0x1c #define WD_DEBUG_REG0__sclk_input_vld_MASK 0x20000000 #define WD_DEBUG_REG0__sclk_input_vld__SHIFT 0x1d #define WD_DEBUG_REG0__sclk_core_vld_MASK 0x40000000 #define WD_DEBUG_REG0__sclk_core_vld__SHIFT 0x1e #define WD_DEBUG_REG0__vgt3_active_q_MASK 0x80000000 #define WD_DEBUG_REG0__vgt3_active_q__SHIFT 0x1f #define WD_DEBUG_REG1__grbm_fifo_empty_MASK 0x1 #define WD_DEBUG_REG1__grbm_fifo_empty__SHIFT 0x0 #define WD_DEBUG_REG1__grbm_fifo_full_MASK 0x2 #define WD_DEBUG_REG1__grbm_fifo_full__SHIFT 0x1 #define WD_DEBUG_REG1__grbm_fifo_we_MASK 0x4 #define WD_DEBUG_REG1__grbm_fifo_we__SHIFT 0x2 #define WD_DEBUG_REG1__grbm_fifo_re_MASK 0x8 #define WD_DEBUG_REG1__grbm_fifo_re__SHIFT 0x3 #define WD_DEBUG_REG1__draw_initiator_valid_q_MASK 0x10 #define WD_DEBUG_REG1__draw_initiator_valid_q__SHIFT 0x4 #define WD_DEBUG_REG1__event_initiator_valid_q_MASK 0x20 #define WD_DEBUG_REG1__event_initiator_valid_q__SHIFT 0x5 #define WD_DEBUG_REG1__event_addr_valid_q_MASK 0x40 #define WD_DEBUG_REG1__event_addr_valid_q__SHIFT 0x6 #define WD_DEBUG_REG1__dma_request_valid_q_MASK 0x80 #define WD_DEBUG_REG1__dma_request_valid_q__SHIFT 0x7 #define WD_DEBUG_REG1__SPARE0_MASK 0x100 #define WD_DEBUG_REG1__SPARE0__SHIFT 0x8 #define WD_DEBUG_REG1__min_indx_valid_q_MASK 0x200 #define WD_DEBUG_REG1__min_indx_valid_q__SHIFT 0x9 #define WD_DEBUG_REG1__max_indx_valid_q_MASK 0x400 #define WD_DEBUG_REG1__max_indx_valid_q__SHIFT 0xa #define WD_DEBUG_REG1__indx_offset_valid_q_MASK 0x800 #define WD_DEBUG_REG1__indx_offset_valid_q__SHIFT 0xb #define WD_DEBUG_REG1__grbm_fifo_rdata_reg_id_MASK 0x1f000 #define WD_DEBUG_REG1__grbm_fifo_rdata_reg_id__SHIFT 0xc #define WD_DEBUG_REG1__grbm_fifo_rdata_state_MASK 0xe0000 #define WD_DEBUG_REG1__grbm_fifo_rdata_state__SHIFT 0x11 #define WD_DEBUG_REG1__free_cnt_q_MASK 0x3f00000 #define WD_DEBUG_REG1__free_cnt_q__SHIFT 0x14 #define WD_DEBUG_REG1__rbiu_di_fifo_we_MASK 0x4000000 #define WD_DEBUG_REG1__rbiu_di_fifo_we__SHIFT 0x1a #define WD_DEBUG_REG1__rbiu_dr_fifo_we_MASK 0x8000000 #define WD_DEBUG_REG1__rbiu_dr_fifo_we__SHIFT 0x1b #define WD_DEBUG_REG1__rbiu_di_fifo_empty_MASK 0x10000000 #define WD_DEBUG_REG1__rbiu_di_fifo_empty__SHIFT 0x1c #define WD_DEBUG_REG1__rbiu_di_fifo_full_MASK 0x20000000 #define WD_DEBUG_REG1__rbiu_di_fifo_full__SHIFT 0x1d #define WD_DEBUG_REG1__rbiu_dr_fifo_empty_MASK 0x40000000 #define WD_DEBUG_REG1__rbiu_dr_fifo_empty__SHIFT 0x1e #define WD_DEBUG_REG1__rbiu_dr_fifo_full_MASK 0x80000000 #define WD_DEBUG_REG1__rbiu_dr_fifo_full__SHIFT 0x1f #define WD_DEBUG_REG2__p1_grbm_fifo_empty_MASK 0x1 #define WD_DEBUG_REG2__p1_grbm_fifo_empty__SHIFT 0x0 #define WD_DEBUG_REG2__p1_grbm_fifo_full_MASK 0x2 #define WD_DEBUG_REG2__p1_grbm_fifo_full__SHIFT 0x1 #define WD_DEBUG_REG2__p1_grbm_fifo_we_MASK 0x4 #define WD_DEBUG_REG2__p1_grbm_fifo_we__SHIFT 0x2 #define WD_DEBUG_REG2__p1_grbm_fifo_re_MASK 0x8 #define WD_DEBUG_REG2__p1_grbm_fifo_re__SHIFT 0x3 #define WD_DEBUG_REG2__p1_draw_initiator_valid_q_MASK 0x10 #define WD_DEBUG_REG2__p1_draw_initiator_valid_q__SHIFT 0x4 #define WD_DEBUG_REG2__p1_event_initiator_valid_q_MASK 0x20 #define WD_DEBUG_REG2__p1_event_initiator_valid_q__SHIFT 0x5 #define WD_DEBUG_REG2__p1_event_addr_valid_q_MASK 0x40 #define WD_DEBUG_REG2__p1_event_addr_valid_q__SHIFT 0x6 #define WD_DEBUG_REG2__p1_dma_request_valid_q_MASK 0x80 #define WD_DEBUG_REG2__p1_dma_request_valid_q__SHIFT 0x7 #define WD_DEBUG_REG2__SPARE0_MASK 0x100 #define WD_DEBUG_REG2__SPARE0__SHIFT 0x8 #define WD_DEBUG_REG2__p1_min_indx_valid_q_MASK 0x200 #define WD_DEBUG_REG2__p1_min_indx_valid_q__SHIFT 0x9 #define WD_DEBUG_REG2__p1_max_indx_valid_q_MASK 0x400 #define WD_DEBUG_REG2__p1_max_indx_valid_q__SHIFT 0xa #define WD_DEBUG_REG2__p1_indx_offset_valid_q_MASK 0x800 #define WD_DEBUG_REG2__p1_indx_offset_valid_q__SHIFT 0xb #define WD_DEBUG_REG2__p1_grbm_fifo_rdata_reg_id_MASK 0x1f000 #define WD_DEBUG_REG2__p1_grbm_fifo_rdata_reg_id__SHIFT 0xc #define WD_DEBUG_REG2__p1_grbm_fifo_rdata_state_MASK 0xe0000 #define WD_DEBUG_REG2__p1_grbm_fifo_rdata_state__SHIFT 0x11 #define WD_DEBUG_REG2__p1_free_cnt_q_MASK 0x3f00000 #define WD_DEBUG_REG2__p1_free_cnt_q__SHIFT 0x14 #define WD_DEBUG_REG2__p1_rbiu_di_fifo_we_MASK 0x4000000 #define WD_DEBUG_REG2__p1_rbiu_di_fifo_we__SHIFT 0x1a #define WD_DEBUG_REG2__p1_rbiu_dr_fifo_we_MASK 0x8000000 #define WD_DEBUG_REG2__p1_rbiu_dr_fifo_we__SHIFT 0x1b #define WD_DEBUG_REG2__p1_rbiu_di_fifo_empty_MASK 0x10000000 #define WD_DEBUG_REG2__p1_rbiu_di_fifo_empty__SHIFT 0x1c #define WD_DEBUG_REG2__p1_rbiu_di_fifo_full_MASK 0x20000000 #define WD_DEBUG_REG2__p1_rbiu_di_fifo_full__SHIFT 0x1d #define WD_DEBUG_REG2__p1_rbiu_dr_fifo_empty_MASK 0x40000000 #define WD_DEBUG_REG2__p1_rbiu_dr_fifo_empty__SHIFT 0x1e #define WD_DEBUG_REG2__p1_rbiu_dr_fifo_full_MASK 0x80000000 #define WD_DEBUG_REG2__p1_rbiu_dr_fifo_full__SHIFT 0x1f #define WD_DEBUG_REG3__rbiu_spl_dr_valid_MASK 0x1 #define WD_DEBUG_REG3__rbiu_spl_dr_valid__SHIFT 0x0 #define WD_DEBUG_REG3__SPARE0_MASK 0x2 #define WD_DEBUG_REG3__SPARE0__SHIFT 0x1 #define WD_DEBUG_REG3__pipe0_dr_MASK 0x4 #define WD_DEBUG_REG3__pipe0_dr__SHIFT 0x2 #define WD_DEBUG_REG3__pipe0_rtr_MASK 0x8 #define WD_DEBUG_REG3__pipe0_rtr__SHIFT 0x3 #define WD_DEBUG_REG3__pipe1_dr_MASK 0x10 #define WD_DEBUG_REG3__pipe1_dr__SHIFT 0x4 #define WD_DEBUG_REG3__pipe1_rtr_MASK 0x20 #define WD_DEBUG_REG3__pipe1_rtr__SHIFT 0x5 #define WD_DEBUG_REG3__wd_subdma_fifo_empty_MASK 0x40 #define WD_DEBUG_REG3__wd_subdma_fifo_empty__SHIFT 0x6 #define WD_DEBUG_REG3__wd_subdma_fifo_full_MASK 0x80 #define WD_DEBUG_REG3__wd_subdma_fifo_full__SHIFT 0x7 #define WD_DEBUG_REG3__dma_buf_type_p0_q_MASK 0x300 #define WD_DEBUG_REG3__dma_buf_type_p0_q__SHIFT 0x8 #define WD_DEBUG_REG3__dma_zero_indices_p0_q_MASK 0x400 #define WD_DEBUG_REG3__dma_zero_indices_p0_q__SHIFT 0xa #define WD_DEBUG_REG3__dma_req_path_p3_q_MASK 0x800 #define WD_DEBUG_REG3__dma_req_path_p3_q__SHIFT 0xb #define WD_DEBUG_REG3__dma_not_eop_p1_q_MASK 0x1000 #define WD_DEBUG_REG3__dma_not_eop_p1_q__SHIFT 0xc #define WD_DEBUG_REG3__out_of_range_p4_MASK 0x2000 #define WD_DEBUG_REG3__out_of_range_p4__SHIFT 0xd #define WD_DEBUG_REG3__last_sub_dma_p3_q_MASK 0x4000 #define WD_DEBUG_REG3__last_sub_dma_p3_q__SHIFT 0xe #define WD_DEBUG_REG3__last_rdreq_of_sub_dma_p4_MASK 0x8000 #define WD_DEBUG_REG3__last_rdreq_of_sub_dma_p4__SHIFT 0xf #define WD_DEBUG_REG3__WD_IA_dma_send_d_MASK 0x10000 #define WD_DEBUG_REG3__WD_IA_dma_send_d__SHIFT 0x10 #define WD_DEBUG_REG3__WD_IA_dma_rtr_MASK 0x20000 #define WD_DEBUG_REG3__WD_IA_dma_rtr__SHIFT 0x11 #define WD_DEBUG_REG3__WD_IA1_dma_send_d_MASK 0x40000 #define WD_DEBUG_REG3__WD_IA1_dma_send_d__SHIFT 0x12 #define WD_DEBUG_REG3__WD_IA1_dma_rtr_MASK 0x80000 #define WD_DEBUG_REG3__WD_IA1_dma_rtr__SHIFT 0x13 #define WD_DEBUG_REG3__last_inst_of_dma_p2_MASK 0x100000 #define WD_DEBUG_REG3__last_inst_of_dma_p2__SHIFT 0x14 #define WD_DEBUG_REG3__last_sd_of_inst_p2_MASK 0x200000 #define WD_DEBUG_REG3__last_sd_of_inst_p2__SHIFT 0x15 #define WD_DEBUG_REG3__last_sd_of_dma_p2_MASK 0x400000 #define WD_DEBUG_REG3__last_sd_of_dma_p2__SHIFT 0x16 #define WD_DEBUG_REG3__SPARE1_MASK 0x800000 #define WD_DEBUG_REG3__SPARE1__SHIFT 0x17 #define WD_DEBUG_REG3__WD_IA_dma_busy_MASK 0x1000000 #define WD_DEBUG_REG3__WD_IA_dma_busy__SHIFT 0x18 #define WD_DEBUG_REG3__WD_IA1_dma_busy_MASK 0x2000000 #define WD_DEBUG_REG3__WD_IA1_dma_busy__SHIFT 0x19 #define WD_DEBUG_REG3__send_to_ia1_p3_q_MASK 0x4000000 #define WD_DEBUG_REG3__send_to_ia1_p3_q__SHIFT 0x1a #define WD_DEBUG_REG3__dma_wd_switch_on_eop_p3_q_MASK 0x8000000 #define WD_DEBUG_REG3__dma_wd_switch_on_eop_p3_q__SHIFT 0x1b #define WD_DEBUG_REG3__pipe3_dr_MASK 0x10000000 #define WD_DEBUG_REG3__pipe3_dr__SHIFT 0x1c #define WD_DEBUG_REG3__pipe3_rtr_MASK 0x20000000 #define WD_DEBUG_REG3__pipe3_rtr__SHIFT 0x1d #define WD_DEBUG_REG3__wd_dma2draw_fifo_empty_MASK 0x40000000 #define WD_DEBUG_REG3__wd_dma2draw_fifo_empty__SHIFT 0x1e #define WD_DEBUG_REG3__wd_dma2draw_fifo_full_MASK 0x80000000 #define WD_DEBUG_REG3__wd_dma2draw_fifo_full__SHIFT 0x1f #define WD_DEBUG_REG4__rbiu_spl_di_valid_MASK 0x1 #define WD_DEBUG_REG4__rbiu_spl_di_valid__SHIFT 0x0 #define WD_DEBUG_REG4__spl_rbiu_di_read_MASK 0x2 #define WD_DEBUG_REG4__spl_rbiu_di_read__SHIFT 0x1 #define WD_DEBUG_REG4__rbiu_spl_p1_di_valid_MASK 0x4 #define WD_DEBUG_REG4__rbiu_spl_p1_di_valid__SHIFT 0x2 #define WD_DEBUG_REG4__spl_rbiu_p1_di_read_MASK 0x8 #define WD_DEBUG_REG4__spl_rbiu_p1_di_read__SHIFT 0x3 #define WD_DEBUG_REG4__pipe0_dr_MASK 0x10 #define WD_DEBUG_REG4__pipe0_dr__SHIFT 0x4 #define WD_DEBUG_REG4__pipe0_rtr_MASK 0x20 #define WD_DEBUG_REG4__pipe0_rtr__SHIFT 0x5 #define WD_DEBUG_REG4__pipe1_dr_MASK 0x40 #define WD_DEBUG_REG4__pipe1_dr__SHIFT 0x6 #define WD_DEBUG_REG4__pipe1_rtr_MASK 0x80 #define WD_DEBUG_REG4__pipe1_rtr__SHIFT 0x7 #define WD_DEBUG_REG4__pipe2_dr_MASK 0x100 #define WD_DEBUG_REG4__pipe2_dr__SHIFT 0x8 #define WD_DEBUG_REG4__pipe2_rtr_MASK 0x200 #define WD_DEBUG_REG4__pipe2_rtr__SHIFT 0x9 #define WD_DEBUG_REG4__pipe3_ld_MASK 0x400 #define WD_DEBUG_REG4__pipe3_ld__SHIFT 0xa #define WD_DEBUG_REG4__pipe3_rtr_MASK 0x800 #define WD_DEBUG_REG4__pipe3_rtr__SHIFT 0xb #define WD_DEBUG_REG4__WD_IA_draw_send_d_MASK 0x1000 #define WD_DEBUG_REG4__WD_IA_draw_send_d__SHIFT 0xc #define WD_DEBUG_REG4__WD_IA_draw_rtr_MASK 0x2000 #define WD_DEBUG_REG4__WD_IA_draw_rtr__SHIFT 0xd #define WD_DEBUG_REG4__di_type_p0_MASK 0xc000 #define WD_DEBUG_REG4__di_type_p0__SHIFT 0xe #define WD_DEBUG_REG4__di_state_sel_p1_q_MASK 0x70000 #define WD_DEBUG_REG4__di_state_sel_p1_q__SHIFT 0x10 #define WD_DEBUG_REG4__di_wd_switch_on_eop_p1_q_MASK 0x80000 #define WD_DEBUG_REG4__di_wd_switch_on_eop_p1_q__SHIFT 0x13 #define WD_DEBUG_REG4__rbiu_spl_pipe0_lockout_MASK 0x100000 #define WD_DEBUG_REG4__rbiu_spl_pipe0_lockout__SHIFT 0x14 #define WD_DEBUG_REG4__last_inst_of_di_p2_MASK 0x200000 #define WD_DEBUG_REG4__last_inst_of_di_p2__SHIFT 0x15 #define WD_DEBUG_REG4__last_sd_of_inst_p2_MASK 0x400000 #define WD_DEBUG_REG4__last_sd_of_inst_p2__SHIFT 0x16 #define WD_DEBUG_REG4__last_sd_of_di_p2_MASK 0x800000 #define WD_DEBUG_REG4__last_sd_of_di_p2__SHIFT 0x17 #define WD_DEBUG_REG4__not_eop_wait_p1_q_MASK 0x1000000 #define WD_DEBUG_REG4__not_eop_wait_p1_q__SHIFT 0x18 #define WD_DEBUG_REG4__not_eop_wait_q_MASK 0x2000000 #define WD_DEBUG_REG4__not_eop_wait_q__SHIFT 0x19 #define WD_DEBUG_REG4__ext_event_wait_p1_q_MASK 0x4000000 #define WD_DEBUG_REG4__ext_event_wait_p1_q__SHIFT 0x1a #define WD_DEBUG_REG4__ext_event_wait_q_MASK 0x8000000 #define WD_DEBUG_REG4__ext_event_wait_q__SHIFT 0x1b #define WD_DEBUG_REG4__WD_IA1_draw_send_d_MASK 0x10000000 #define WD_DEBUG_REG4__WD_IA1_draw_send_d__SHIFT 0x1c #define WD_DEBUG_REG4__WD_IA1_draw_rtr_MASK 0x20000000 #define WD_DEBUG_REG4__WD_IA1_draw_rtr__SHIFT 0x1d #define WD_DEBUG_REG4__send_to_ia1_q_MASK 0x40000000 #define WD_DEBUG_REG4__send_to_ia1_q__SHIFT 0x1e #define WD_DEBUG_REG4__dual_ia_mode_MASK 0x80000000 #define WD_DEBUG_REG4__dual_ia_mode__SHIFT 0x1f #define WD_DEBUG_REG5__p1_rbiu_spl_dr_valid_MASK 0x1 #define WD_DEBUG_REG5__p1_rbiu_spl_dr_valid__SHIFT 0x0 #define WD_DEBUG_REG5__SPARE0_MASK 0x2 #define WD_DEBUG_REG5__SPARE0__SHIFT 0x1 #define WD_DEBUG_REG5__p1_pipe0_dr_MASK 0x4 #define WD_DEBUG_REG5__p1_pipe0_dr__SHIFT 0x2 #define WD_DEBUG_REG5__p1_pipe0_rtr_MASK 0x8 #define WD_DEBUG_REG5__p1_pipe0_rtr__SHIFT 0x3 #define WD_DEBUG_REG5__p1_pipe1_dr_MASK 0x10 #define WD_DEBUG_REG5__p1_pipe1_dr__SHIFT 0x4 #define WD_DEBUG_REG5__p1_pipe1_rtr_MASK 0x20 #define WD_DEBUG_REG5__p1_pipe1_rtr__SHIFT 0x5 #define WD_DEBUG_REG5__p1_wd_subdma_fifo_empty_MASK 0x40 #define WD_DEBUG_REG5__p1_wd_subdma_fifo_empty__SHIFT 0x6 #define WD_DEBUG_REG5__p1_wd_subdma_fifo_full_MASK 0x80 #define WD_DEBUG_REG5__p1_wd_subdma_fifo_full__SHIFT 0x7 #define WD_DEBUG_REG5__p1_dma_buf_type_p0_q_MASK 0x300 #define WD_DEBUG_REG5__p1_dma_buf_type_p0_q__SHIFT 0x8 #define WD_DEBUG_REG5__p1_dma_zero_indices_p0_q_MASK 0x400 #define WD_DEBUG_REG5__p1_dma_zero_indices_p0_q__SHIFT 0xa #define WD_DEBUG_REG5__p1_dma_req_path_p3_q_MASK 0x800 #define WD_DEBUG_REG5__p1_dma_req_path_p3_q__SHIFT 0xb #define WD_DEBUG_REG5__p1_dma_not_eop_p1_q_MASK 0x1000 #define WD_DEBUG_REG5__p1_dma_not_eop_p1_q__SHIFT 0xc #define WD_DEBUG_REG5__p1_out_of_range_p4_MASK 0x2000 #define WD_DEBUG_REG5__p1_out_of_range_p4__SHIFT 0xd #define WD_DEBUG_REG5__p1_last_sub_dma_p3_q_MASK 0x4000 #define WD_DEBUG_REG5__p1_last_sub_dma_p3_q__SHIFT 0xe #define WD_DEBUG_REG5__p1_last_rdreq_of_sub_dma_p4_MASK 0x8000 #define WD_DEBUG_REG5__p1_last_rdreq_of_sub_dma_p4__SHIFT 0xf #define WD_DEBUG_REG5__p1_WD_IA_dma_send_d_MASK 0x10000 #define WD_DEBUG_REG5__p1_WD_IA_dma_send_d__SHIFT 0x10 #define WD_DEBUG_REG5__p1_WD_IA_dma_rtr_MASK 0x20000 #define WD_DEBUG_REG5__p1_WD_IA_dma_rtr__SHIFT 0x11 #define WD_DEBUG_REG5__p1_WD_IA1_dma_send_d_MASK 0x40000 #define WD_DEBUG_REG5__p1_WD_IA1_dma_send_d__SHIFT 0x12 #define WD_DEBUG_REG5__p1_WD_IA1_dma_rtr_MASK 0x80000 #define WD_DEBUG_REG5__p1_WD_IA1_dma_rtr__SHIFT 0x13 #define WD_DEBUG_REG5__p1_last_inst_of_dma_p2_MASK 0x100000 #define WD_DEBUG_REG5__p1_last_inst_of_dma_p2__SHIFT 0x14 #define WD_DEBUG_REG5__p1_last_sd_of_inst_p2_MASK 0x200000 #define WD_DEBUG_REG5__p1_last_sd_of_inst_p2__SHIFT 0x15 #define WD_DEBUG_REG5__p1_last_sd_of_dma_p2_MASK 0x400000 #define WD_DEBUG_REG5__p1_last_sd_of_dma_p2__SHIFT 0x16 #define WD_DEBUG_REG5__SPARE1_MASK 0x800000 #define WD_DEBUG_REG5__SPARE1__SHIFT 0x17 #define WD_DEBUG_REG5__p1_WD_IA_dma_busy_MASK 0x1000000 #define WD_DEBUG_REG5__p1_WD_IA_dma_busy__SHIFT 0x18 #define WD_DEBUG_REG5__p1_WD_IA1_dma_busy_MASK 0x2000000 #define WD_DEBUG_REG5__p1_WD_IA1_dma_busy__SHIFT 0x19 #define WD_DEBUG_REG5__p1_send_to_ia1_p3_q_MASK 0x4000000 #define WD_DEBUG_REG5__p1_send_to_ia1_p3_q__SHIFT 0x1a #define WD_DEBUG_REG5__p1_dma_wd_switch_on_eop_p3_q_MASK 0x8000000 #define WD_DEBUG_REG5__p1_dma_wd_switch_on_eop_p3_q__SHIFT 0x1b #define WD_DEBUG_REG5__p1_pipe3_dr_MASK 0x10000000 #define WD_DEBUG_REG5__p1_pipe3_dr__SHIFT 0x1c #define WD_DEBUG_REG5__p1_pipe3_rtr_MASK 0x20000000 #define WD_DEBUG_REG5__p1_pipe3_rtr__SHIFT 0x1d #define WD_DEBUG_REG5__p1_wd_dma2draw_fifo_empty_MASK 0x40000000 #define WD_DEBUG_REG5__p1_wd_dma2draw_fifo_empty__SHIFT 0x1e #define WD_DEBUG_REG5__p1_wd_dma2draw_fifo_full_MASK 0x80000000 #define WD_DEBUG_REG5__p1_wd_dma2draw_fifo_full__SHIFT 0x1f #define WD_DEBUG_REG6__WD_IA_draw_eop_MASK 0xffffffff #define WD_DEBUG_REG6__WD_IA_draw_eop__SHIFT 0x0 #define WD_DEBUG_REG7__SE0VGT_WD_thdgrp_send_in_MASK 0x1 #define WD_DEBUG_REG7__SE0VGT_WD_thdgrp_send_in__SHIFT 0x0 #define WD_DEBUG_REG7__wd_arb_se0_input_fifo_re_MASK 0x2 #define WD_DEBUG_REG7__wd_arb_se0_input_fifo_re__SHIFT 0x1 #define WD_DEBUG_REG7__wd_arb_se0_input_fifo_empty_MASK 0x4 #define WD_DEBUG_REG7__wd_arb_se0_input_fifo_empty__SHIFT 0x2 #define WD_DEBUG_REG7__wd_arb_se0_input_fifo_full_MASK 0x8 #define WD_DEBUG_REG7__wd_arb_se0_input_fifo_full__SHIFT 0x3 #define WD_DEBUG_REG7__SPARE0_MASK 0xf0 #define WD_DEBUG_REG7__SPARE0__SHIFT 0x4 #define WD_DEBUG_REG7__SPARE1_MASK 0xf00 #define WD_DEBUG_REG7__SPARE1__SHIFT 0x8 #define WD_DEBUG_REG7__SPARE2_MASK 0xf000 #define WD_DEBUG_REG7__SPARE2__SHIFT 0xc #define WD_DEBUG_REG7__SPARE3_MASK 0xf0000 #define WD_DEBUG_REG7__SPARE3__SHIFT 0x10 #define WD_DEBUG_REG7__se0_thdgrp_is_event_MASK 0x100000 #define WD_DEBUG_REG7__se0_thdgrp_is_event__SHIFT 0x14 #define WD_DEBUG_REG7__se0_thdgrp_eop_MASK 0x200000 #define WD_DEBUG_REG7__se0_thdgrp_eop__SHIFT 0x15 #define WD_DEBUG_REG7__SPARE4_MASK 0xfc00000 #define WD_DEBUG_REG7__SPARE4__SHIFT 0x16 #define WD_DEBUG_REG7__tfreq_arb_tgroup_rtr_MASK 0x10000000 #define WD_DEBUG_REG7__tfreq_arb_tgroup_rtr__SHIFT 0x1c #define WD_DEBUG_REG7__arb_tfreq_tgroup_rts_MASK 0x20000000 #define WD_DEBUG_REG7__arb_tfreq_tgroup_rts__SHIFT 0x1d #define WD_DEBUG_REG7__arb_tfreq_tgroup_event_MASK 0x40000000 #define WD_DEBUG_REG7__arb_tfreq_tgroup_event__SHIFT 0x1e #define WD_DEBUG_REG7__te11_arb_busy_MASK 0x80000000 #define WD_DEBUG_REG7__te11_arb_busy__SHIFT 0x1f #define WD_DEBUG_REG8__pipe0_dr_MASK 0x1 #define WD_DEBUG_REG8__pipe0_dr__SHIFT 0x0 #define WD_DEBUG_REG8__pipe1_dr_MASK 0x2 #define WD_DEBUG_REG8__pipe1_dr__SHIFT 0x1 #define WD_DEBUG_REG8__pipe0_rtr_MASK 0x4 #define WD_DEBUG_REG8__pipe0_rtr__SHIFT 0x2 #define WD_DEBUG_REG8__pipe1_rtr_MASK 0x8 #define WD_DEBUG_REG8__pipe1_rtr__SHIFT 0x3 #define WD_DEBUG_REG8__tfreq_tg_fifo_empty_MASK 0x10 #define WD_DEBUG_REG8__tfreq_tg_fifo_empty__SHIFT 0x4 #define WD_DEBUG_REG8__tfreq_tg_fifo_full_MASK 0x20 #define WD_DEBUG_REG8__tfreq_tg_fifo_full__SHIFT 0x5 #define WD_DEBUG_REG8__tf_data_fifo_busy_q_MASK 0x40 #define WD_DEBUG_REG8__tf_data_fifo_busy_q__SHIFT 0x6 #define WD_DEBUG_REG8__tf_data_fifo_rtr_q_MASK 0x80 #define WD_DEBUG_REG8__tf_data_fifo_rtr_q__SHIFT 0x7 #define WD_DEBUG_REG8__tf_skid_fifo_empty_MASK 0x100 #define WD_DEBUG_REG8__tf_skid_fifo_empty__SHIFT 0x8 #define WD_DEBUG_REG8__tf_skid_fifo_full_MASK 0x200 #define WD_DEBUG_REG8__tf_skid_fifo_full__SHIFT 0x9 #define WD_DEBUG_REG8__wd_tc_rdreq_rtr_q_MASK 0x400 #define WD_DEBUG_REG8__wd_tc_rdreq_rtr_q__SHIFT 0xa #define WD_DEBUG_REG8__last_req_of_tg_p2_MASK 0x800 #define WD_DEBUG_REG8__last_req_of_tg_p2__SHIFT 0xb #define WD_DEBUG_REG8__se0spi_wd_hs_done_cnt_q_MASK 0x3f000 #define WD_DEBUG_REG8__se0spi_wd_hs_done_cnt_q__SHIFT 0xc #define WD_DEBUG_REG8__event_flag_p1_q_MASK 0x40000 #define WD_DEBUG_REG8__event_flag_p1_q__SHIFT 0x12 #define WD_DEBUG_REG8__null_flag_p1_q_MASK 0x80000 #define WD_DEBUG_REG8__null_flag_p1_q__SHIFT 0x13 #define WD_DEBUG_REG8__tf_data_fifo_cnt_q_MASK 0x7f00000 #define WD_DEBUG_REG8__tf_data_fifo_cnt_q__SHIFT 0x14 #define WD_DEBUG_REG8__second_tf_ret_data_q_MASK 0x8000000 #define WD_DEBUG_REG8__second_tf_ret_data_q__SHIFT 0x1b #define WD_DEBUG_REG8__first_req_of_tg_p1_q_MASK 0x10000000 #define WD_DEBUG_REG8__first_req_of_tg_p1_q__SHIFT 0x1c #define WD_DEBUG_REG8__WD_TC_rdreq_send_out_MASK 0x20000000 #define WD_DEBUG_REG8__WD_TC_rdreq_send_out__SHIFT 0x1d #define WD_DEBUG_REG8__WD_TC_rdnfo_stall_out_MASK 0x40000000 #define WD_DEBUG_REG8__WD_TC_rdnfo_stall_out__SHIFT 0x1e #define WD_DEBUG_REG8__TC_WD_rdret_valid_in_MASK 0x80000000 #define WD_DEBUG_REG8__TC_WD_rdret_valid_in__SHIFT 0x1f #define WD_DEBUG_REG9__pipe0_dr_MASK 0x1 #define WD_DEBUG_REG9__pipe0_dr__SHIFT 0x0 #define WD_DEBUG_REG9__pipec_tf_dr_MASK 0x2 #define WD_DEBUG_REG9__pipec_tf_dr__SHIFT 0x1 #define WD_DEBUG_REG9__pipe2_dr_MASK 0x4 #define WD_DEBUG_REG9__pipe2_dr__SHIFT 0x2 #define WD_DEBUG_REG9__event_or_null_flags_p0_q_MASK 0x8 #define WD_DEBUG_REG9__event_or_null_flags_p0_q__SHIFT 0x3 #define WD_DEBUG_REG9__pipe0_rtr_MASK 0x10 #define WD_DEBUG_REG9__pipe0_rtr__SHIFT 0x4 #define WD_DEBUG_REG9__pipe1_rtr_MASK 0x20 #define WD_DEBUG_REG9__pipe1_rtr__SHIFT 0x5 #define WD_DEBUG_REG9__pipec_tf_rtr_MASK 0x40 #define WD_DEBUG_REG9__pipec_tf_rtr__SHIFT 0x6 #define WD_DEBUG_REG9__pipe2_rtr_MASK 0x80 #define WD_DEBUG_REG9__pipe2_rtr__SHIFT 0x7 #define WD_DEBUG_REG9__ttp_patch_fifo_full_MASK 0x100 #define WD_DEBUG_REG9__ttp_patch_fifo_full__SHIFT 0x8 #define WD_DEBUG_REG9__ttp_patch_fifo_empty_MASK 0x200 #define WD_DEBUG_REG9__ttp_patch_fifo_empty__SHIFT 0x9 #define WD_DEBUG_REG9__ttp_tf_fifo_empty_MASK 0x400 #define WD_DEBUG_REG9__ttp_tf_fifo_empty__SHIFT 0xa #define WD_DEBUG_REG9__SPARE0_MASK 0xf800 #define WD_DEBUG_REG9__SPARE0__SHIFT 0xb #define WD_DEBUG_REG9__tf_fetch_state_q_MASK 0x70000 #define WD_DEBUG_REG9__tf_fetch_state_q__SHIFT 0x10 #define WD_DEBUG_REG9__last_patch_of_tg_MASK 0x80000 #define WD_DEBUG_REG9__last_patch_of_tg__SHIFT 0x13 #define WD_DEBUG_REG9__tf_pointer_p0_q_MASK 0xf00000 #define WD_DEBUG_REG9__tf_pointer_p0_q__SHIFT 0x14 #define WD_DEBUG_REG9__dynamic_hs_p0_q_MASK 0x1000000 #define WD_DEBUG_REG9__dynamic_hs_p0_q__SHIFT 0x18 #define WD_DEBUG_REG9__first_fetch_of_tg_p0_q_MASK 0x2000000 #define WD_DEBUG_REG9__first_fetch_of_tg_p0_q__SHIFT 0x19 #define WD_DEBUG_REG9__mem_is_even_MASK 0x4000000 #define WD_DEBUG_REG9__mem_is_even__SHIFT 0x1a #define WD_DEBUG_REG9__SPARE1_MASK 0x8000000 #define WD_DEBUG_REG9__SPARE1__SHIFT 0x1b #define WD_DEBUG_REG9__SPARE2_MASK 0x30000000 #define WD_DEBUG_REG9__SPARE2__SHIFT 0x1c #define WD_DEBUG_REG9__pipe4_dr_MASK 0x40000000 #define WD_DEBUG_REG9__pipe4_dr__SHIFT 0x1e #define WD_DEBUG_REG9__pipe4_rtr_MASK 0x80000000 #define WD_DEBUG_REG9__pipe4_rtr__SHIFT 0x1f #define WD_DEBUG_REG10__ttp_pd_patch_rts_MASK 0x1 #define WD_DEBUG_REG10__ttp_pd_patch_rts__SHIFT 0x0 #define WD_DEBUG_REG10__ttp_pd_is_event_MASK 0x2 #define WD_DEBUG_REG10__ttp_pd_is_event__SHIFT 0x1 #define WD_DEBUG_REG10__ttp_pd_eopg_MASK 0x4 #define WD_DEBUG_REG10__ttp_pd_eopg__SHIFT 0x2 #define WD_DEBUG_REG10__ttp_pd_eop_MASK 0x8 #define WD_DEBUG_REG10__ttp_pd_eop__SHIFT 0x3 #define WD_DEBUG_REG10__pipe0_dr_MASK 0x10 #define WD_DEBUG_REG10__pipe0_dr__SHIFT 0x4 #define WD_DEBUG_REG10__pipe1_dr_MASK 0x20 #define WD_DEBUG_REG10__pipe1_dr__SHIFT 0x5 #define WD_DEBUG_REG10__pipe0_rtr_MASK 0x40 #define WD_DEBUG_REG10__pipe0_rtr__SHIFT 0x6 #define WD_DEBUG_REG10__pipe1_rtr_MASK 0x80 #define WD_DEBUG_REG10__pipe1_rtr__SHIFT 0x7 #define WD_DEBUG_REG10__donut_en_p1_q_MASK 0x100 #define WD_DEBUG_REG10__donut_en_p1_q__SHIFT 0x8 #define WD_DEBUG_REG10__donut_se_switch_p2_MASK 0x200 #define WD_DEBUG_REG10__donut_se_switch_p2__SHIFT 0x9 #define WD_DEBUG_REG10__patch_se_switch_p2_MASK 0x400 #define WD_DEBUG_REG10__patch_se_switch_p2__SHIFT 0xa #define WD_DEBUG_REG10__last_donut_switch_p2_MASK 0x800 #define WD_DEBUG_REG10__last_donut_switch_p2__SHIFT 0xb #define WD_DEBUG_REG10__last_donut_of_patch_p2_MASK 0x1000 #define WD_DEBUG_REG10__last_donut_of_patch_p2__SHIFT 0xc #define WD_DEBUG_REG10__is_event_p1_q_MASK 0x2000 #define WD_DEBUG_REG10__is_event_p1_q__SHIFT 0xd #define WD_DEBUG_REG10__eopg_p1_q_MASK 0x4000 #define WD_DEBUG_REG10__eopg_p1_q__SHIFT 0xe #define WD_DEBUG_REG10__eop_p1_q_MASK 0x8000 #define WD_DEBUG_REG10__eop_p1_q__SHIFT 0xf #define WD_DEBUG_REG10__patch_accum_q_MASK 0xff0000 #define WD_DEBUG_REG10__patch_accum_q__SHIFT 0x10 #define WD_DEBUG_REG10__wd_te11_out_se0_fifo_full_MASK 0x1000000 #define WD_DEBUG_REG10__wd_te11_out_se0_fifo_full__SHIFT 0x18 #define WD_DEBUG_REG10__wd_te11_out_se0_fifo_empty_MASK 0x2000000 #define WD_DEBUG_REG10__wd_te11_out_se0_fifo_empty__SHIFT 0x19 #define WD_DEBUG_REG10__wd_te11_out_se1_fifo_full_MASK 0x4000000 #define WD_DEBUG_REG10__wd_te11_out_se1_fifo_full__SHIFT 0x1a #define WD_DEBUG_REG10__wd_te11_out_se1_fifo_empty_MASK 0x8000000 #define WD_DEBUG_REG10__wd_te11_out_se1_fifo_empty__SHIFT 0x1b #define WD_DEBUG_REG10__wd_te11_out_se2_fifo_full_MASK 0x10000000 #define WD_DEBUG_REG10__wd_te11_out_se2_fifo_full__SHIFT 0x1c #define WD_DEBUG_REG10__wd_te11_out_se2_fifo_empty_MASK 0x20000000 #define WD_DEBUG_REG10__wd_te11_out_se2_fifo_empty__SHIFT 0x1d #define WD_DEBUG_REG10__wd_te11_out_se3_fifo_full_MASK 0x40000000 #define WD_DEBUG_REG10__wd_te11_out_se3_fifo_full__SHIFT 0x1e #define WD_DEBUG_REG10__wd_te11_out_se3_fifo_empty_MASK 0x80000000 #define WD_DEBUG_REG10__wd_te11_out_se3_fifo_empty__SHIFT 0x1f #define IA_DEBUG_REG0__ia_busy_extended_MASK 0x1 #define IA_DEBUG_REG0__ia_busy_extended__SHIFT 0x0 #define IA_DEBUG_REG0__ia_nodma_busy_extended_MASK 0x2 #define IA_DEBUG_REG0__ia_nodma_busy_extended__SHIFT 0x1 #define IA_DEBUG_REG0__ia_busy_MASK 0x4 #define IA_DEBUG_REG0__ia_busy__SHIFT 0x2 #define IA_DEBUG_REG0__ia_nodma_busy_MASK 0x8 #define IA_DEBUG_REG0__ia_nodma_busy__SHIFT 0x3 #define IA_DEBUG_REG0__SPARE0_MASK 0x10 #define IA_DEBUG_REG0__SPARE0__SHIFT 0x4 #define IA_DEBUG_REG0__dma_req_busy_MASK 0x20 #define IA_DEBUG_REG0__dma_req_busy__SHIFT 0x5 #define IA_DEBUG_REG0__dma_busy_MASK 0x40 #define IA_DEBUG_REG0__dma_busy__SHIFT 0x6 #define IA_DEBUG_REG0__mc_xl8r_busy_MASK 0x80 #define IA_DEBUG_REG0__mc_xl8r_busy__SHIFT 0x7 #define IA_DEBUG_REG0__grp_busy_MASK 0x100 #define IA_DEBUG_REG0__grp_busy__SHIFT 0x8 #define IA_DEBUG_REG0__SPARE1_MASK 0x200 #define IA_DEBUG_REG0__SPARE1__SHIFT 0x9 #define IA_DEBUG_REG0__dma_grp_valid_MASK 0x400 #define IA_DEBUG_REG0__dma_grp_valid__SHIFT 0xa #define IA_DEBUG_REG0__grp_dma_read_MASK 0x800 #define IA_DEBUG_REG0__grp_dma_read__SHIFT 0xb #define IA_DEBUG_REG0__dma_grp_hp_valid_MASK 0x1000 #define IA_DEBUG_REG0__dma_grp_hp_valid__SHIFT 0xc #define IA_DEBUG_REG0__grp_dma_hp_read_MASK 0x2000 #define IA_DEBUG_REG0__grp_dma_hp_read__SHIFT 0xd #define IA_DEBUG_REG0__SPARE2_MASK 0xffc000 #define IA_DEBUG_REG0__SPARE2__SHIFT 0xe #define IA_DEBUG_REG0__reg_clk_busy_MASK 0x1000000 #define IA_DEBUG_REG0__reg_clk_busy__SHIFT 0x18 #define IA_DEBUG_REG0__core_clk_busy_MASK 0x2000000 #define IA_DEBUG_REG0__core_clk_busy__SHIFT 0x19 #define IA_DEBUG_REG0__SPARE3_MASK 0x4000000 #define IA_DEBUG_REG0__SPARE3__SHIFT 0x1a #define IA_DEBUG_REG0__SPARE4_MASK 0x8000000 #define IA_DEBUG_REG0__SPARE4__SHIFT 0x1b #define IA_DEBUG_REG0__sclk_reg_vld_MASK 0x10000000 #define IA_DEBUG_REG0__sclk_reg_vld__SHIFT 0x1c #define IA_DEBUG_REG0__sclk_core_vld_MASK 0x20000000 #define IA_DEBUG_REG0__sclk_core_vld__SHIFT 0x1d #define IA_DEBUG_REG0__SPARE5_MASK 0x40000000 #define IA_DEBUG_REG0__SPARE5__SHIFT 0x1e #define IA_DEBUG_REG0__SPARE6_MASK 0x80000000 #define IA_DEBUG_REG0__SPARE6__SHIFT 0x1f #define IA_DEBUG_REG1__dma_input_fifo_empty_MASK 0x1 #define IA_DEBUG_REG1__dma_input_fifo_empty__SHIFT 0x0 #define IA_DEBUG_REG1__dma_input_fifo_full_MASK 0x2 #define IA_DEBUG_REG1__dma_input_fifo_full__SHIFT 0x1 #define IA_DEBUG_REG1__start_new_packet_MASK 0x4 #define IA_DEBUG_REG1__start_new_packet__SHIFT 0x2 #define IA_DEBUG_REG1__dma_rdreq_dr_q_MASK 0x8 #define IA_DEBUG_REG1__dma_rdreq_dr_q__SHIFT 0x3 #define IA_DEBUG_REG1__dma_zero_indices_q_MASK 0x10 #define IA_DEBUG_REG1__dma_zero_indices_q__SHIFT 0x4 #define IA_DEBUG_REG1__dma_buf_type_q_MASK 0x60 #define IA_DEBUG_REG1__dma_buf_type_q__SHIFT 0x5 #define IA_DEBUG_REG1__dma_req_path_q_MASK 0x80 #define IA_DEBUG_REG1__dma_req_path_q__SHIFT 0x7 #define IA_DEBUG_REG1__discard_1st_chunk_MASK 0x100 #define IA_DEBUG_REG1__discard_1st_chunk__SHIFT 0x8 #define IA_DEBUG_REG1__discard_2nd_chunk_MASK 0x200 #define IA_DEBUG_REG1__discard_2nd_chunk__SHIFT 0x9 #define IA_DEBUG_REG1__second_tc_ret_data_q_MASK 0x400 #define IA_DEBUG_REG1__second_tc_ret_data_q__SHIFT 0xa #define IA_DEBUG_REG1__dma_tc_ret_sel_q_MASK 0x800 #define IA_DEBUG_REG1__dma_tc_ret_sel_q__SHIFT 0xb #define IA_DEBUG_REG1__last_rdreq_in_dma_op_MASK 0x1000 #define IA_DEBUG_REG1__last_rdreq_in_dma_op__SHIFT 0xc #define IA_DEBUG_REG1__dma_mask_fifo_empty_MASK 0x2000 #define IA_DEBUG_REG1__dma_mask_fifo_empty__SHIFT 0xd #define IA_DEBUG_REG1__dma_data_fifo_empty_q_MASK 0x4000 #define IA_DEBUG_REG1__dma_data_fifo_empty_q__SHIFT 0xe #define IA_DEBUG_REG1__dma_data_fifo_full_MASK 0x8000 #define IA_DEBUG_REG1__dma_data_fifo_full__SHIFT 0xf #define IA_DEBUG_REG1__dma_req_fifo_empty_MASK 0x10000 #define IA_DEBUG_REG1__dma_req_fifo_empty__SHIFT 0x10 #define IA_DEBUG_REG1__dma_req_fifo_full_MASK 0x20000 #define IA_DEBUG_REG1__dma_req_fifo_full__SHIFT 0x11 #define IA_DEBUG_REG1__stage2_dr_MASK 0x40000 #define IA_DEBUG_REG1__stage2_dr__SHIFT 0x12 #define IA_DEBUG_REG1__stage2_rtr_MASK 0x80000 #define IA_DEBUG_REG1__stage2_rtr__SHIFT 0x13 #define IA_DEBUG_REG1__stage3_dr_MASK 0x100000 #define IA_DEBUG_REG1__stage3_dr__SHIFT 0x14 #define IA_DEBUG_REG1__stage3_rtr_MASK 0x200000 #define IA_DEBUG_REG1__stage3_rtr__SHIFT 0x15 #define IA_DEBUG_REG1__stage4_dr_MASK 0x400000 #define IA_DEBUG_REG1__stage4_dr__SHIFT 0x16 #define IA_DEBUG_REG1__stage4_rtr_MASK 0x800000 #define IA_DEBUG_REG1__stage4_rtr__SHIFT 0x17 #define IA_DEBUG_REG1__dma_skid_fifo_empty_MASK 0x1000000 #define IA_DEBUG_REG1__dma_skid_fifo_empty__SHIFT 0x18 #define IA_DEBUG_REG1__dma_skid_fifo_full_MASK 0x2000000 #define IA_DEBUG_REG1__dma_skid_fifo_full__SHIFT 0x19 #define IA_DEBUG_REG1__dma_grp_valid_MASK 0x4000000 #define IA_DEBUG_REG1__dma_grp_valid__SHIFT 0x1a #define IA_DEBUG_REG1__grp_dma_read_MASK 0x8000000 #define IA_DEBUG_REG1__grp_dma_read__SHIFT 0x1b #define IA_DEBUG_REG1__current_data_valid_MASK 0x10000000 #define IA_DEBUG_REG1__current_data_valid__SHIFT 0x1c #define IA_DEBUG_REG1__out_of_range_r2_q_MASK 0x20000000 #define IA_DEBUG_REG1__out_of_range_r2_q__SHIFT 0x1d #define IA_DEBUG_REG1__dma_mask_fifo_we_MASK 0x40000000 #define IA_DEBUG_REG1__dma_mask_fifo_we__SHIFT 0x1e #define IA_DEBUG_REG1__dma_ret_data_we_q_MASK 0x80000000 #define IA_DEBUG_REG1__dma_ret_data_we_q__SHIFT 0x1f #define IA_DEBUG_REG2__hp_dma_input_fifo_empty_MASK 0x1 #define IA_DEBUG_REG2__hp_dma_input_fifo_empty__SHIFT 0x0 #define IA_DEBUG_REG2__hp_dma_input_fifo_full_MASK 0x2 #define IA_DEBUG_REG2__hp_dma_input_fifo_full__SHIFT 0x1 #define IA_DEBUG_REG2__hp_start_new_packet_MASK 0x4 #define IA_DEBUG_REG2__hp_start_new_packet__SHIFT 0x2 #define IA_DEBUG_REG2__hp_dma_rdreq_dr_q_MASK 0x8 #define IA_DEBUG_REG2__hp_dma_rdreq_dr_q__SHIFT 0x3 #define IA_DEBUG_REG2__hp_dma_zero_indices_q_MASK 0x10 #define IA_DEBUG_REG2__hp_dma_zero_indices_q__SHIFT 0x4 #define IA_DEBUG_REG2__hp_dma_buf_type_q_MASK 0x60 #define IA_DEBUG_REG2__hp_dma_buf_type_q__SHIFT 0x5 #define IA_DEBUG_REG2__hp_dma_req_path_q_MASK 0x80 #define IA_DEBUG_REG2__hp_dma_req_path_q__SHIFT 0x7 #define IA_DEBUG_REG2__hp_discard_1st_chunk_MASK 0x100 #define IA_DEBUG_REG2__hp_discard_1st_chunk__SHIFT 0x8 #define IA_DEBUG_REG2__hp_discard_2nd_chunk_MASK 0x200 #define IA_DEBUG_REG2__hp_discard_2nd_chunk__SHIFT 0x9 #define IA_DEBUG_REG2__hp_second_tc_ret_data_q_MASK 0x400 #define IA_DEBUG_REG2__hp_second_tc_ret_data_q__SHIFT 0xa #define IA_DEBUG_REG2__hp_dma_tc_ret_sel_q_MASK 0x800 #define IA_DEBUG_REG2__hp_dma_tc_ret_sel_q__SHIFT 0xb #define IA_DEBUG_REG2__hp_last_rdreq_in_dma_op_MASK 0x1000 #define IA_DEBUG_REG2__hp_last_rdreq_in_dma_op__SHIFT 0xc #define IA_DEBUG_REG2__hp_dma_mask_fifo_empty_MASK 0x2000 #define IA_DEBUG_REG2__hp_dma_mask_fifo_empty__SHIFT 0xd #define IA_DEBUG_REG2__hp_dma_data_fifo_empty_q_MASK 0x4000 #define IA_DEBUG_REG2__hp_dma_data_fifo_empty_q__SHIFT 0xe #define IA_DEBUG_REG2__hp_dma_data_fifo_full_MASK 0x8000 #define IA_DEBUG_REG2__hp_dma_data_fifo_full__SHIFT 0xf #define IA_DEBUG_REG2__hp_dma_req_fifo_empty_MASK 0x10000 #define IA_DEBUG_REG2__hp_dma_req_fifo_empty__SHIFT 0x10 #define IA_DEBUG_REG2__hp_dma_req_fifo_full_MASK 0x20000 #define IA_DEBUG_REG2__hp_dma_req_fifo_full__SHIFT 0x11 #define IA_DEBUG_REG2__hp_stage2_dr_MASK 0x40000 #define IA_DEBUG_REG2__hp_stage2_dr__SHIFT 0x12 #define IA_DEBUG_REG2__hp_stage2_rtr_MASK 0x80000 #define IA_DEBUG_REG2__hp_stage2_rtr__SHIFT 0x13 #define IA_DEBUG_REG2__hp_stage3_dr_MASK 0x100000 #define IA_DEBUG_REG2__hp_stage3_dr__SHIFT 0x14 #define IA_DEBUG_REG2__hp_stage3_rtr_MASK 0x200000 #define IA_DEBUG_REG2__hp_stage3_rtr__SHIFT 0x15 #define IA_DEBUG_REG2__hp_stage4_dr_MASK 0x400000 #define IA_DEBUG_REG2__hp_stage4_dr__SHIFT 0x16 #define IA_DEBUG_REG2__hp_stage4_rtr_MASK 0x800000 #define IA_DEBUG_REG2__hp_stage4_rtr__SHIFT 0x17 #define IA_DEBUG_REG2__hp_dma_skid_fifo_empty_MASK 0x1000000 #define IA_DEBUG_REG2__hp_dma_skid_fifo_empty__SHIFT 0x18 #define IA_DEBUG_REG2__hp_dma_skid_fifo_full_MASK 0x2000000 #define IA_DEBUG_REG2__hp_dma_skid_fifo_full__SHIFT 0x19 #define IA_DEBUG_REG2__hp_dma_grp_valid_MASK 0x4000000 #define IA_DEBUG_REG2__hp_dma_grp_valid__SHIFT 0x1a #define IA_DEBUG_REG2__hp_grp_dma_read_MASK 0x8000000 #define IA_DEBUG_REG2__hp_grp_dma_read__SHIFT 0x1b #define IA_DEBUG_REG2__hp_current_data_valid_MASK 0x10000000 #define IA_DEBUG_REG2__hp_current_data_valid__SHIFT 0x1c #define IA_DEBUG_REG2__hp_out_of_range_r2_q_MASK 0x20000000 #define IA_DEBUG_REG2__hp_out_of_range_r2_q__SHIFT 0x1d #define IA_DEBUG_REG2__hp_dma_mask_fifo_we_MASK 0x40000000 #define IA_DEBUG_REG2__hp_dma_mask_fifo_we__SHIFT 0x1e #define IA_DEBUG_REG2__hp_dma_ret_data_we_q_MASK 0x80000000 #define IA_DEBUG_REG2__hp_dma_ret_data_we_q__SHIFT 0x1f #define IA_DEBUG_REG3__dma_pipe0_rdreq_valid_MASK 0x1 #define IA_DEBUG_REG3__dma_pipe0_rdreq_valid__SHIFT 0x0 #define IA_DEBUG_REG3__dma_pipe0_rdreq_read_MASK 0x2 #define IA_DEBUG_REG3__dma_pipe0_rdreq_read__SHIFT 0x1 #define IA_DEBUG_REG3__dma_pipe0_rdreq_null_out_MASK 0x4 #define IA_DEBUG_REG3__dma_pipe0_rdreq_null_out__SHIFT 0x2 #define IA_DEBUG_REG3__dma_pipe0_rdreq_eop_out_MASK 0x8 #define IA_DEBUG_REG3__dma_pipe0_rdreq_eop_out__SHIFT 0x3 #define IA_DEBUG_REG3__dma_pipe0_rdreq_use_tc_out_MASK 0x10 #define IA_DEBUG_REG3__dma_pipe0_rdreq_use_tc_out__SHIFT 0x4 #define IA_DEBUG_REG3__grp_dma_draw_is_pipe0_MASK 0x20 #define IA_DEBUG_REG3__grp_dma_draw_is_pipe0__SHIFT 0x5 #define IA_DEBUG_REG3__must_service_pipe0_req_MASK 0x40 #define IA_DEBUG_REG3__must_service_pipe0_req__SHIFT 0x6 #define IA_DEBUG_REG3__send_pipe1_req_MASK 0x80 #define IA_DEBUG_REG3__send_pipe1_req__SHIFT 0x7 #define IA_DEBUG_REG3__dma_pipe1_rdreq_valid_MASK 0x100 #define IA_DEBUG_REG3__dma_pipe1_rdreq_valid__SHIFT 0x8 #define IA_DEBUG_REG3__dma_pipe1_rdreq_read_MASK 0x200 #define IA_DEBUG_REG3__dma_pipe1_rdreq_read__SHIFT 0x9 #define IA_DEBUG_REG3__dma_pipe1_rdreq_null_out_MASK 0x400 #define IA_DEBUG_REG3__dma_pipe1_rdreq_null_out__SHIFT 0xa #define IA_DEBUG_REG3__dma_pipe1_rdreq_eop_out_MASK 0x800 #define IA_DEBUG_REG3__dma_pipe1_rdreq_eop_out__SHIFT 0xb #define IA_DEBUG_REG3__dma_pipe1_rdreq_use_tc_out_MASK 0x1000 #define IA_DEBUG_REG3__dma_pipe1_rdreq_use_tc_out__SHIFT 0xc #define IA_DEBUG_REG3__ia_mc_rdreq_rtr_q_MASK 0x2000 #define IA_DEBUG_REG3__ia_mc_rdreq_rtr_q__SHIFT 0xd #define IA_DEBUG_REG3__mc_out_rtr_MASK 0x4000 #define IA_DEBUG_REG3__mc_out_rtr__SHIFT 0xe #define IA_DEBUG_REG3__dma_rdreq_send_out_MASK 0x8000 #define IA_DEBUG_REG3__dma_rdreq_send_out__SHIFT 0xf #define IA_DEBUG_REG3__pipe0_dr_MASK 0x10000 #define IA_DEBUG_REG3__pipe0_dr__SHIFT 0x10 #define IA_DEBUG_REG3__pipe0_rtr_MASK 0x20000 #define IA_DEBUG_REG3__pipe0_rtr__SHIFT 0x11 #define IA_DEBUG_REG3__ia_tc_rdreq_rtr_q_MASK 0x40000 #define IA_DEBUG_REG3__ia_tc_rdreq_rtr_q__SHIFT 0x12 #define IA_DEBUG_REG3__tc_out_rtr_MASK 0x80000 #define IA_DEBUG_REG3__tc_out_rtr__SHIFT 0x13 #define IA_DEBUG_REG3__pair0_valid_p1_MASK 0x100000 #define IA_DEBUG_REG3__pair0_valid_p1__SHIFT 0x14 #define IA_DEBUG_REG3__pair1_valid_p1_MASK 0x200000 #define IA_DEBUG_REG3__pair1_valid_p1__SHIFT 0x15 #define IA_DEBUG_REG3__pair2_valid_p1_MASK 0x400000 #define IA_DEBUG_REG3__pair2_valid_p1__SHIFT 0x16 #define IA_DEBUG_REG3__pair3_valid_p1_MASK 0x800000 #define IA_DEBUG_REG3__pair3_valid_p1__SHIFT 0x17 #define IA_DEBUG_REG3__tc_req_count_q_MASK 0x3000000 #define IA_DEBUG_REG3__tc_req_count_q__SHIFT 0x18 #define IA_DEBUG_REG3__discard_1st_chunk_MASK 0x4000000 #define IA_DEBUG_REG3__discard_1st_chunk__SHIFT 0x1a #define IA_DEBUG_REG3__discard_2nd_chunk_MASK 0x8000000 #define IA_DEBUG_REG3__discard_2nd_chunk__SHIFT 0x1b #define IA_DEBUG_REG3__last_tc_req_p1_MASK 0x10000000 #define IA_DEBUG_REG3__last_tc_req_p1__SHIFT 0x1c #define IA_DEBUG_REG3__IA_TC_rdreq_send_out_MASK 0x20000000 #define IA_DEBUG_REG3__IA_TC_rdreq_send_out__SHIFT 0x1d #define IA_DEBUG_REG3__TC_IA_rdret_valid_in_MASK 0x40000000 #define IA_DEBUG_REG3__TC_IA_rdret_valid_in__SHIFT 0x1e #define IA_DEBUG_REG3__TAP_IA_rdret_vld_in_MASK 0x80000000 #define IA_DEBUG_REG3__TAP_IA_rdret_vld_in__SHIFT 0x1f #define IA_DEBUG_REG4__pipe0_dr_MASK 0x1 #define IA_DEBUG_REG4__pipe0_dr__SHIFT 0x0 #define IA_DEBUG_REG4__pipe1_dr_MASK 0x2 #define IA_DEBUG_REG4__pipe1_dr__SHIFT 0x1 #define IA_DEBUG_REG4__pipe2_dr_MASK 0x4 #define IA_DEBUG_REG4__pipe2_dr__SHIFT 0x2 #define IA_DEBUG_REG4__pipe3_dr_MASK 0x8 #define IA_DEBUG_REG4__pipe3_dr__SHIFT 0x3 #define IA_DEBUG_REG4__pipe4_dr_MASK 0x10 #define IA_DEBUG_REG4__pipe4_dr__SHIFT 0x4 #define IA_DEBUG_REG4__pipe5_dr_MASK 0x20 #define IA_DEBUG_REG4__pipe5_dr__SHIFT 0x5 #define IA_DEBUG_REG4__grp_se0_fifo_empty_MASK 0x40 #define IA_DEBUG_REG4__grp_se0_fifo_empty__SHIFT 0x6 #define IA_DEBUG_REG4__grp_se0_fifo_full_MASK 0x80 #define IA_DEBUG_REG4__grp_se0_fifo_full__SHIFT 0x7 #define IA_DEBUG_REG4__pipe0_rtr_MASK 0x100 #define IA_DEBUG_REG4__pipe0_rtr__SHIFT 0x8 #define IA_DEBUG_REG4__pipe1_rtr_MASK 0x200 #define IA_DEBUG_REG4__pipe1_rtr__SHIFT 0x9 #define IA_DEBUG_REG4__pipe2_rtr_MASK 0x400 #define IA_DEBUG_REG4__pipe2_rtr__SHIFT 0xa #define IA_DEBUG_REG4__pipe3_rtr_MASK 0x800 #define IA_DEBUG_REG4__pipe3_rtr__SHIFT 0xb #define IA_DEBUG_REG4__pipe4_rtr_MASK 0x1000 #define IA_DEBUG_REG4__pipe4_rtr__SHIFT 0xc #define IA_DEBUG_REG4__pipe5_rtr_MASK 0x2000 #define IA_DEBUG_REG4__pipe5_rtr__SHIFT 0xd #define IA_DEBUG_REG4__ia_vgt_prim_rtr_q_MASK 0x4000 #define IA_DEBUG_REG4__ia_vgt_prim_rtr_q__SHIFT 0xe #define IA_DEBUG_REG4__ia_se1vgt_prim_rtr_q_MASK 0x8000 #define IA_DEBUG_REG4__ia_se1vgt_prim_rtr_q__SHIFT 0xf #define IA_DEBUG_REG4__di_major_mode_p1_q_MASK 0x10000 #define IA_DEBUG_REG4__di_major_mode_p1_q__SHIFT 0x10 #define IA_DEBUG_REG4__gs_mode_p1_q_MASK 0xe0000 #define IA_DEBUG_REG4__gs_mode_p1_q__SHIFT 0x11 #define IA_DEBUG_REG4__di_event_flag_p1_q_MASK 0x100000 #define IA_DEBUG_REG4__di_event_flag_p1_q__SHIFT 0x14 #define IA_DEBUG_REG4__di_state_sel_p1_q_MASK 0xe00000 #define IA_DEBUG_REG4__di_state_sel_p1_q__SHIFT 0x15 #define IA_DEBUG_REG4__draw_opaq_en_p1_q_MASK 0x1000000 #define IA_DEBUG_REG4__draw_opaq_en_p1_q__SHIFT 0x18 #define IA_DEBUG_REG4__draw_opaq_active_q_MASK 0x2000000 #define IA_DEBUG_REG4__draw_opaq_active_q__SHIFT 0x19 #define IA_DEBUG_REG4__di_source_select_p1_q_MASK 0xc000000 #define IA_DEBUG_REG4__di_source_select_p1_q__SHIFT 0x1a #define IA_DEBUG_REG4__ready_to_read_di_MASK 0x10000000 #define IA_DEBUG_REG4__ready_to_read_di__SHIFT 0x1c #define IA_DEBUG_REG4__di_first_group_of_draw_q_MASK 0x20000000 #define IA_DEBUG_REG4__di_first_group_of_draw_q__SHIFT 0x1d #define IA_DEBUG_REG4__last_shift_of_draw_MASK 0x40000000 #define IA_DEBUG_REG4__last_shift_of_draw__SHIFT 0x1e #define IA_DEBUG_REG4__current_shift_is_vect1_q_MASK 0x80000000 #define IA_DEBUG_REG4__current_shift_is_vect1_q__SHIFT 0x1f #define IA_DEBUG_REG5__di_index_counter_q_15_0_MASK 0xffff #define IA_DEBUG_REG5__di_index_counter_q_15_0__SHIFT 0x0 #define IA_DEBUG_REG5__instanceid_13_0_MASK 0x3fff0000 #define IA_DEBUG_REG5__instanceid_13_0__SHIFT 0x10 #define IA_DEBUG_REG5__draw_input_fifo_full_MASK 0x40000000 #define IA_DEBUG_REG5__draw_input_fifo_full__SHIFT 0x1e #define IA_DEBUG_REG5__draw_input_fifo_empty_MASK 0x80000000 #define IA_DEBUG_REG5__draw_input_fifo_empty__SHIFT 0x1f #define IA_DEBUG_REG6__current_shift_q_MASK 0xf #define IA_DEBUG_REG6__current_shift_q__SHIFT 0x0 #define IA_DEBUG_REG6__current_stride_pre_MASK 0xf0 #define IA_DEBUG_REG6__current_stride_pre__SHIFT 0x4 #define IA_DEBUG_REG6__current_stride_q_MASK 0x1f00 #define IA_DEBUG_REG6__current_stride_q__SHIFT 0x8 #define IA_DEBUG_REG6__first_group_partial_MASK 0x2000 #define IA_DEBUG_REG6__first_group_partial__SHIFT 0xd #define IA_DEBUG_REG6__second_group_partial_MASK 0x4000 #define IA_DEBUG_REG6__second_group_partial__SHIFT 0xe #define IA_DEBUG_REG6__curr_prim_partial_MASK 0x8000 #define IA_DEBUG_REG6__curr_prim_partial__SHIFT 0xf #define IA_DEBUG_REG6__next_stride_q_MASK 0x1f0000 #define IA_DEBUG_REG6__next_stride_q__SHIFT 0x10 #define IA_DEBUG_REG6__next_group_partial_MASK 0x200000 #define IA_DEBUG_REG6__next_group_partial__SHIFT 0x15 #define IA_DEBUG_REG6__after_group_partial_MASK 0x400000 #define IA_DEBUG_REG6__after_group_partial__SHIFT 0x16 #define IA_DEBUG_REG6__extract_group_MASK 0x800000 #define IA_DEBUG_REG6__extract_group__SHIFT 0x17 #define IA_DEBUG_REG6__grp_shift_debug_data_MASK 0xff000000 #define IA_DEBUG_REG6__grp_shift_debug_data__SHIFT 0x18 #define IA_DEBUG_REG7__reset_indx_state_q_MASK 0xf #define IA_DEBUG_REG7__reset_indx_state_q__SHIFT 0x0 #define IA_DEBUG_REG7__shift_vect_valid_p2_q_MASK 0xf0 #define IA_DEBUG_REG7__shift_vect_valid_p2_q__SHIFT 0x4 #define IA_DEBUG_REG7__shift_vect1_valid_p2_q_MASK 0xf00 #define IA_DEBUG_REG7__shift_vect1_valid_p2_q__SHIFT 0x8 #define IA_DEBUG_REG7__shift_vect0_reset_match_p2_q_MASK 0xf000 #define IA_DEBUG_REG7__shift_vect0_reset_match_p2_q__SHIFT 0xc #define IA_DEBUG_REG7__shift_vect1_reset_match_p2_q_MASK 0xf0000 #define IA_DEBUG_REG7__shift_vect1_reset_match_p2_q__SHIFT 0x10 #define IA_DEBUG_REG7__num_indx_in_group_p2_q_MASK 0x700000 #define IA_DEBUG_REG7__num_indx_in_group_p2_q__SHIFT 0x14 #define IA_DEBUG_REG7__last_group_of_draw_p2_q_MASK 0x800000 #define IA_DEBUG_REG7__last_group_of_draw_p2_q__SHIFT 0x17 #define IA_DEBUG_REG7__shift_event_flag_p2_q_MASK 0x1000000 #define IA_DEBUG_REG7__shift_event_flag_p2_q__SHIFT 0x18 #define IA_DEBUG_REG7__indx_shift_is_one_p2_q_MASK 0x2000000 #define IA_DEBUG_REG7__indx_shift_is_one_p2_q__SHIFT 0x19 #define IA_DEBUG_REG7__indx_shift_is_two_p2_q_MASK 0x4000000 #define IA_DEBUG_REG7__indx_shift_is_two_p2_q__SHIFT 0x1a #define IA_DEBUG_REG7__indx_stride_is_four_p2_q_MASK 0x8000000 #define IA_DEBUG_REG7__indx_stride_is_four_p2_q__SHIFT 0x1b #define IA_DEBUG_REG7__shift_prim1_reset_p3_q_MASK 0x10000000 #define IA_DEBUG_REG7__shift_prim1_reset_p3_q__SHIFT 0x1c #define IA_DEBUG_REG7__shift_prim1_partial_p3_q_MASK 0x20000000 #define IA_DEBUG_REG7__shift_prim1_partial_p3_q__SHIFT 0x1d #define IA_DEBUG_REG7__shift_prim0_reset_p3_q_MASK 0x40000000 #define IA_DEBUG_REG7__shift_prim0_reset_p3_q__SHIFT 0x1e #define IA_DEBUG_REG7__shift_prim0_partial_p3_q_MASK 0x80000000 #define IA_DEBUG_REG7__shift_prim0_partial_p3_q__SHIFT 0x1f #define IA_DEBUG_REG8__di_prim_type_p1_q_MASK 0x1f #define IA_DEBUG_REG8__di_prim_type_p1_q__SHIFT 0x0 #define IA_DEBUG_REG8__two_cycle_xfer_p1_q_MASK 0x20 #define IA_DEBUG_REG8__two_cycle_xfer_p1_q__SHIFT 0x5 #define IA_DEBUG_REG8__two_prim_input_p1_q_MASK 0x40 #define IA_DEBUG_REG8__two_prim_input_p1_q__SHIFT 0x6 #define IA_DEBUG_REG8__shift_vect_end_of_packet_p5_q_MASK 0x80 #define IA_DEBUG_REG8__shift_vect_end_of_packet_p5_q__SHIFT 0x7 #define IA_DEBUG_REG8__last_group_of_inst_p5_q_MASK 0x100 #define IA_DEBUG_REG8__last_group_of_inst_p5_q__SHIFT 0x8 #define IA_DEBUG_REG8__shift_prim1_null_flag_p5_q_MASK 0x200 #define IA_DEBUG_REG8__shift_prim1_null_flag_p5_q__SHIFT 0x9 #define IA_DEBUG_REG8__shift_prim0_null_flag_p5_q_MASK 0x400 #define IA_DEBUG_REG8__shift_prim0_null_flag_p5_q__SHIFT 0xa #define IA_DEBUG_REG8__grp_continued_MASK 0x800 #define IA_DEBUG_REG8__grp_continued__SHIFT 0xb #define IA_DEBUG_REG8__grp_state_sel_MASK 0x7000 #define IA_DEBUG_REG8__grp_state_sel__SHIFT 0xc #define IA_DEBUG_REG8__grp_sub_prim_type_MASK 0x1f8000 #define IA_DEBUG_REG8__grp_sub_prim_type__SHIFT 0xf #define IA_DEBUG_REG8__grp_output_path_MASK 0xe00000 #define IA_DEBUG_REG8__grp_output_path__SHIFT 0x15 #define IA_DEBUG_REG8__grp_null_primitive_MASK 0x1000000 #define IA_DEBUG_REG8__grp_null_primitive__SHIFT 0x18 #define IA_DEBUG_REG8__grp_eop_MASK 0x2000000 #define IA_DEBUG_REG8__grp_eop__SHIFT 0x19 #define IA_DEBUG_REG8__grp_eopg_MASK 0x4000000 #define IA_DEBUG_REG8__grp_eopg__SHIFT 0x1a #define IA_DEBUG_REG8__grp_event_flag_MASK 0x8000000 #define IA_DEBUG_REG8__grp_event_flag__SHIFT 0x1b #define IA_DEBUG_REG8__grp_components_valid_MASK 0xf0000000 #define IA_DEBUG_REG8__grp_components_valid__SHIFT 0x1c #define IA_DEBUG_REG9__send_to_se1_p6_MASK 0x1 #define IA_DEBUG_REG9__send_to_se1_p6__SHIFT 0x0 #define IA_DEBUG_REG9__gfx_se_switch_p6_MASK 0x2 #define IA_DEBUG_REG9__gfx_se_switch_p6__SHIFT 0x1 #define IA_DEBUG_REG9__null_eoi_xfer_prim1_p6_MASK 0x4 #define IA_DEBUG_REG9__null_eoi_xfer_prim1_p6__SHIFT 0x2 #define IA_DEBUG_REG9__null_eoi_xfer_prim0_p6_MASK 0x8 #define IA_DEBUG_REG9__null_eoi_xfer_prim0_p6__SHIFT 0x3 #define IA_DEBUG_REG9__prim1_eoi_p6_MASK 0x10 #define IA_DEBUG_REG9__prim1_eoi_p6__SHIFT 0x4 #define IA_DEBUG_REG9__prim0_eoi_p6_MASK 0x20 #define IA_DEBUG_REG9__prim0_eoi_p6__SHIFT 0x5 #define IA_DEBUG_REG9__prim1_valid_eopg_p6_MASK 0x40 #define IA_DEBUG_REG9__prim1_valid_eopg_p6__SHIFT 0x6 #define IA_DEBUG_REG9__prim0_valid_eopg_p6_MASK 0x80 #define IA_DEBUG_REG9__prim0_valid_eopg_p6__SHIFT 0x7 #define IA_DEBUG_REG9__prim1_to_other_se_p6_MASK 0x100 #define IA_DEBUG_REG9__prim1_to_other_se_p6__SHIFT 0x8 #define IA_DEBUG_REG9__eopg_on_last_prim_p6_MASK 0x200 #define IA_DEBUG_REG9__eopg_on_last_prim_p6__SHIFT 0x9 #define IA_DEBUG_REG9__eopg_between_prims_p6_MASK 0x400 #define IA_DEBUG_REG9__eopg_between_prims_p6__SHIFT 0xa #define IA_DEBUG_REG9__prim_count_eq_group_size_p6_MASK 0x800 #define IA_DEBUG_REG9__prim_count_eq_group_size_p6__SHIFT 0xb #define IA_DEBUG_REG9__prim_count_gt_group_size_p6_MASK 0x1000 #define IA_DEBUG_REG9__prim_count_gt_group_size_p6__SHIFT 0xc #define IA_DEBUG_REG9__two_prim_output_p5_q_MASK 0x2000 #define IA_DEBUG_REG9__two_prim_output_p5_q__SHIFT 0xd #define IA_DEBUG_REG9__SPARE0_MASK 0x4000 #define IA_DEBUG_REG9__SPARE0__SHIFT 0xe #define IA_DEBUG_REG9__SPARE1_MASK 0x8000 #define IA_DEBUG_REG9__SPARE1__SHIFT 0xf #define IA_DEBUG_REG9__shift_vect_end_of_packet_p5_q_MASK 0x10000 #define IA_DEBUG_REG9__shift_vect_end_of_packet_p5_q__SHIFT 0x10 #define IA_DEBUG_REG9__prim1_xfer_p6_MASK 0x20000 #define IA_DEBUG_REG9__prim1_xfer_p6__SHIFT 0x11 #define IA_DEBUG_REG9__grp_se1_fifo_empty_MASK 0x40000 #define IA_DEBUG_REG9__grp_se1_fifo_empty__SHIFT 0x12 #define IA_DEBUG_REG9__grp_se1_fifo_full_MASK 0x80000 #define IA_DEBUG_REG9__grp_se1_fifo_full__SHIFT 0x13 #define IA_DEBUG_REG9__prim_counter_q_MASK 0xfff00000 #define IA_DEBUG_REG9__prim_counter_q__SHIFT 0x14 #define VGT_DEBUG_REG0__vgt_busy_extended_MASK 0x1 #define VGT_DEBUG_REG0__vgt_busy_extended__SHIFT 0x0 #define VGT_DEBUG_REG0__SPARE9_MASK 0x2 #define VGT_DEBUG_REG0__SPARE9__SHIFT 0x1 #define VGT_DEBUG_REG0__vgt_busy_MASK 0x4 #define VGT_DEBUG_REG0__vgt_busy__SHIFT 0x2 #define VGT_DEBUG_REG0__SPARE8_MASK 0x8 #define VGT_DEBUG_REG0__SPARE8__SHIFT 0x3 #define VGT_DEBUG_REG0__SPARE7_MASK 0x10 #define VGT_DEBUG_REG0__SPARE7__SHIFT 0x4 #define VGT_DEBUG_REG0__SPARE6_MASK 0x20 #define VGT_DEBUG_REG0__SPARE6__SHIFT 0x5 #define VGT_DEBUG_REG0__SPARE5_MASK 0x40 #define VGT_DEBUG_REG0__SPARE5__SHIFT 0x6 #define VGT_DEBUG_REG0__SPARE4_MASK 0x80 #define VGT_DEBUG_REG0__SPARE4__SHIFT 0x7 #define VGT_DEBUG_REG0__pi_busy_MASK 0x100 #define VGT_DEBUG_REG0__pi_busy__SHIFT 0x8 #define VGT_DEBUG_REG0__vr_pi_busy_MASK 0x200 #define VGT_DEBUG_REG0__vr_pi_busy__SHIFT 0x9 #define VGT_DEBUG_REG0__pt_pi_busy_MASK 0x400 #define VGT_DEBUG_REG0__pt_pi_busy__SHIFT 0xa #define VGT_DEBUG_REG0__te_pi_busy_MASK 0x800 #define VGT_DEBUG_REG0__te_pi_busy__SHIFT 0xb #define VGT_DEBUG_REG0__gs_busy_MASK 0x1000 #define VGT_DEBUG_REG0__gs_busy__SHIFT 0xc #define VGT_DEBUG_REG0__rcm_busy_MASK 0x2000 #define VGT_DEBUG_REG0__rcm_busy__SHIFT 0xd #define VGT_DEBUG_REG0__tm_busy_MASK 0x4000 #define VGT_DEBUG_REG0__tm_busy__SHIFT 0xe #define VGT_DEBUG_REG0__cm_busy_MASK 0x8000 #define VGT_DEBUG_REG0__cm_busy__SHIFT 0xf #define VGT_DEBUG_REG0__gog_busy_MASK 0x10000 #define VGT_DEBUG_REG0__gog_busy__SHIFT 0x10 #define VGT_DEBUG_REG0__frmt_busy_MASK 0x20000 #define VGT_DEBUG_REG0__frmt_busy__SHIFT 0x11 #define VGT_DEBUG_REG0__SPARE10_MASK 0x40000 #define VGT_DEBUG_REG0__SPARE10__SHIFT 0x12 #define VGT_DEBUG_REG0__te11_pi_busy_MASK 0x80000 #define VGT_DEBUG_REG0__te11_pi_busy__SHIFT 0x13 #define VGT_DEBUG_REG0__SPARE3_MASK 0x100000 #define VGT_DEBUG_REG0__SPARE3__SHIFT 0x14 #define VGT_DEBUG_REG0__combined_out_busy_MASK 0x200000 #define VGT_DEBUG_REG0__combined_out_busy__SHIFT 0x15 #define VGT_DEBUG_REG0__spi_vs_interfaces_busy_MASK 0x400000 #define VGT_DEBUG_REG0__spi_vs_interfaces_busy__SHIFT 0x16 #define VGT_DEBUG_REG0__pa_interfaces_busy_MASK 0x800000 #define VGT_DEBUG_REG0__pa_interfaces_busy__SHIFT 0x17 #define VGT_DEBUG_REG0__reg_clk_busy_MASK 0x1000000 #define VGT_DEBUG_REG0__reg_clk_busy__SHIFT 0x18 #define VGT_DEBUG_REG0__SPARE2_MASK 0x2000000 #define VGT_DEBUG_REG0__SPARE2__SHIFT 0x19 #define VGT_DEBUG_REG0__core_clk_busy_MASK 0x4000000 #define VGT_DEBUG_REG0__core_clk_busy__SHIFT 0x1a #define VGT_DEBUG_REG0__gs_clk_busy_MASK 0x8000000 #define VGT_DEBUG_REG0__gs_clk_busy__SHIFT 0x1b #define VGT_DEBUG_REG0__SPARE1_MASK 0x10000000 #define VGT_DEBUG_REG0__SPARE1__SHIFT 0x1c #define VGT_DEBUG_REG0__sclk_core_vld_MASK 0x20000000 #define VGT_DEBUG_REG0__sclk_core_vld__SHIFT 0x1d #define VGT_DEBUG_REG0__sclk_gs_vld_MASK 0x40000000 #define VGT_DEBUG_REG0__sclk_gs_vld__SHIFT 0x1e #define VGT_DEBUG_REG0__SPARE0_MASK 0x80000000 #define VGT_DEBUG_REG0__SPARE0__SHIFT 0x1f #define VGT_DEBUG_REG1__SPARE9_MASK 0x1 #define VGT_DEBUG_REG1__SPARE9__SHIFT 0x0 #define VGT_DEBUG_REG1__SPARE8_MASK 0x2 #define VGT_DEBUG_REG1__SPARE8__SHIFT 0x1 #define VGT_DEBUG_REG1__SPARE7_MASK 0x4 #define VGT_DEBUG_REG1__SPARE7__SHIFT 0x2 #define VGT_DEBUG_REG1__SPARE6_MASK 0x8 #define VGT_DEBUG_REG1__SPARE6__SHIFT 0x3 #define VGT_DEBUG_REG1__SPARE5_MASK 0x10 #define VGT_DEBUG_REG1__SPARE5__SHIFT 0x4 #define VGT_DEBUG_REG1__SPARE4_MASK 0x20 #define VGT_DEBUG_REG1__SPARE4__SHIFT 0x5 #define VGT_DEBUG_REG1__SPARE3_MASK 0x40 #define VGT_DEBUG_REG1__SPARE3__SHIFT 0x6 #define VGT_DEBUG_REG1__SPARE2_MASK 0x80 #define VGT_DEBUG_REG1__SPARE2__SHIFT 0x7 #define VGT_DEBUG_REG1__SPARE1_MASK 0x100 #define VGT_DEBUG_REG1__SPARE1__SHIFT 0x8 #define VGT_DEBUG_REG1__SPARE0_MASK 0x200 #define VGT_DEBUG_REG1__SPARE0__SHIFT 0x9 #define VGT_DEBUG_REG1__pi_vr_valid_MASK 0x400 #define VGT_DEBUG_REG1__pi_vr_valid__SHIFT 0xa #define VGT_DEBUG_REG1__vr_pi_read_MASK 0x800 #define VGT_DEBUG_REG1__vr_pi_read__SHIFT 0xb #define VGT_DEBUG_REG1__pi_pt_valid_MASK 0x1000 #define VGT_DEBUG_REG1__pi_pt_valid__SHIFT 0xc #define VGT_DEBUG_REG1__pt_pi_read_MASK 0x2000 #define VGT_DEBUG_REG1__pt_pi_read__SHIFT 0xd #define VGT_DEBUG_REG1__pi_te_valid_MASK 0x4000 #define VGT_DEBUG_REG1__pi_te_valid__SHIFT 0xe #define VGT_DEBUG_REG1__te_grp_read_MASK 0x8000 #define VGT_DEBUG_REG1__te_grp_read__SHIFT 0xf #define VGT_DEBUG_REG1__vr_out_indx_valid_MASK 0x10000 #define VGT_DEBUG_REG1__vr_out_indx_valid__SHIFT 0x10 #define VGT_DEBUG_REG1__SPARE12_MASK 0x20000 #define VGT_DEBUG_REG1__SPARE12__SHIFT 0x11 #define VGT_DEBUG_REG1__vr_out_prim_valid_MASK 0x40000 #define VGT_DEBUG_REG1__vr_out_prim_valid__SHIFT 0x12 #define VGT_DEBUG_REG1__SPARE11_MASK 0x80000 #define VGT_DEBUG_REG1__SPARE11__SHIFT 0x13 #define VGT_DEBUG_REG1__pt_out_indx_valid_MASK 0x100000 #define VGT_DEBUG_REG1__pt_out_indx_valid__SHIFT 0x14 #define VGT_DEBUG_REG1__SPARE10_MASK 0x200000 #define VGT_DEBUG_REG1__SPARE10__SHIFT 0x15 #define VGT_DEBUG_REG1__pt_out_prim_valid_MASK 0x400000 #define VGT_DEBUG_REG1__pt_out_prim_valid__SHIFT 0x16 #define VGT_DEBUG_REG1__SPARE23_MASK 0x800000 #define VGT_DEBUG_REG1__SPARE23__SHIFT 0x17 #define VGT_DEBUG_REG1__te_out_data_valid_MASK 0x1000000 #define VGT_DEBUG_REG1__te_out_data_valid__SHIFT 0x18 #define VGT_DEBUG_REG1__SPARE25_MASK 0x2000000 #define VGT_DEBUG_REG1__SPARE25__SHIFT 0x19 #define VGT_DEBUG_REG1__pi_gs_valid_MASK 0x4000000 #define VGT_DEBUG_REG1__pi_gs_valid__SHIFT 0x1a #define VGT_DEBUG_REG1__gs_pi_read_MASK 0x8000000 #define VGT_DEBUG_REG1__gs_pi_read__SHIFT 0x1b #define VGT_DEBUG_REG1__gog_out_indx_valid_MASK 0x10000000 #define VGT_DEBUG_REG1__gog_out_indx_valid__SHIFT 0x1c #define VGT_DEBUG_REG1__out_indx_read_MASK 0x20000000 #define VGT_DEBUG_REG1__out_indx_read__SHIFT 0x1d #define VGT_DEBUG_REG1__gog_out_prim_valid_MASK 0x40000000 #define VGT_DEBUG_REG1__gog_out_prim_valid__SHIFT 0x1e #define VGT_DEBUG_REG1__out_prim_read_MASK 0x80000000 #define VGT_DEBUG_REG1__out_prim_read__SHIFT 0x1f #define VGT_DEBUG_REG2__hs_grp_busy_MASK 0x1 #define VGT_DEBUG_REG2__hs_grp_busy__SHIFT 0x0 #define VGT_DEBUG_REG2__hs_noif_busy_MASK 0x2 #define VGT_DEBUG_REG2__hs_noif_busy__SHIFT 0x1 #define VGT_DEBUG_REG2__tfmmIsBusy_MASK 0x4 #define VGT_DEBUG_REG2__tfmmIsBusy__SHIFT 0x2 #define VGT_DEBUG_REG2__lsVertIfBusy_0_MASK 0x8 #define VGT_DEBUG_REG2__lsVertIfBusy_0__SHIFT 0x3 #define VGT_DEBUG_REG2__te11_hs_tess_input_rtr_MASK 0x10 #define VGT_DEBUG_REG2__te11_hs_tess_input_rtr__SHIFT 0x4 #define VGT_DEBUG_REG2__lsWaveIfBusy_0_MASK 0x20 #define VGT_DEBUG_REG2__lsWaveIfBusy_0__SHIFT 0x5 #define VGT_DEBUG_REG2__hs_te11_tess_input_rts_MASK 0x40 #define VGT_DEBUG_REG2__hs_te11_tess_input_rts__SHIFT 0x6 #define VGT_DEBUG_REG2__grpModBusy_MASK 0x80 #define VGT_DEBUG_REG2__grpModBusy__SHIFT 0x7 #define VGT_DEBUG_REG2__lsVertFifoEmpty_MASK 0x100 #define VGT_DEBUG_REG2__lsVertFifoEmpty__SHIFT 0x8 #define VGT_DEBUG_REG2__lsWaveFifoEmpty_MASK 0x200 #define VGT_DEBUG_REG2__lsWaveFifoEmpty__SHIFT 0x9 #define VGT_DEBUG_REG2__hsVertFifoEmpty_MASK 0x400 #define VGT_DEBUG_REG2__hsVertFifoEmpty__SHIFT 0xa #define VGT_DEBUG_REG2__hsWaveFifoEmpty_MASK 0x800 #define VGT_DEBUG_REG2__hsWaveFifoEmpty__SHIFT 0xb #define VGT_DEBUG_REG2__hsInputFifoEmpty_MASK 0x1000 #define VGT_DEBUG_REG2__hsInputFifoEmpty__SHIFT 0xc #define VGT_DEBUG_REG2__hsTifFifoEmpty_MASK 0x2000 #define VGT_DEBUG_REG2__hsTifFifoEmpty__SHIFT 0xd #define VGT_DEBUG_REG2__lsVertFifoFull_MASK 0x4000 #define VGT_DEBUG_REG2__lsVertFifoFull__SHIFT 0xe #define VGT_DEBUG_REG2__lsWaveFifoFull_MASK 0x8000 #define VGT_DEBUG_REG2__lsWaveFifoFull__SHIFT 0xf #define VGT_DEBUG_REG2__hsVertFifoFull_MASK 0x10000 #define VGT_DEBUG_REG2__hsVertFifoFull__SHIFT 0x10 #define VGT_DEBUG_REG2__hsWaveFifoFull_MASK 0x20000 #define VGT_DEBUG_REG2__hsWaveFifoFull__SHIFT 0x11 #define VGT_DEBUG_REG2__hsInputFifoFull_MASK 0x40000 #define VGT_DEBUG_REG2__hsInputFifoFull__SHIFT 0x12 #define VGT_DEBUG_REG2__hsTifFifoFull_MASK 0x80000 #define VGT_DEBUG_REG2__hsTifFifoFull__SHIFT 0x13 #define VGT_DEBUG_REG2__p0_rtr_MASK 0x100000 #define VGT_DEBUG_REG2__p0_rtr__SHIFT 0x14 #define VGT_DEBUG_REG2__p1_rtr_MASK 0x200000 #define VGT_DEBUG_REG2__p1_rtr__SHIFT 0x15 #define VGT_DEBUG_REG2__p0_dr_MASK 0x400000 #define VGT_DEBUG_REG2__p0_dr__SHIFT 0x16 #define VGT_DEBUG_REG2__p1_dr_MASK 0x800000 #define VGT_DEBUG_REG2__p1_dr__SHIFT 0x17 #define VGT_DEBUG_REG2__p0_rts_MASK 0x1000000 #define VGT_DEBUG_REG2__p0_rts__SHIFT 0x18 #define VGT_DEBUG_REG2__p1_rts_MASK 0x2000000 #define VGT_DEBUG_REG2__p1_rts__SHIFT 0x19 #define VGT_DEBUG_REG2__ls_sh_id_MASK 0x4000000 #define VGT_DEBUG_REG2__ls_sh_id__SHIFT 0x1a #define VGT_DEBUG_REG2__lsFwaveFlag_MASK 0x8000000 #define VGT_DEBUG_REG2__lsFwaveFlag__SHIFT 0x1b #define VGT_DEBUG_REG2__lsWaveSendFlush_MASK 0x10000000 #define VGT_DEBUG_REG2__lsWaveSendFlush__SHIFT 0x1c #define VGT_DEBUG_REG2__SPARE_MASK 0xe0000000 #define VGT_DEBUG_REG2__SPARE__SHIFT 0x1d #define VGT_DEBUG_REG3__lsTgRelInd_MASK 0xfff #define VGT_DEBUG_REG3__lsTgRelInd__SHIFT 0x0 #define VGT_DEBUG_REG3__lsWaveRelInd_MASK 0x3f000 #define VGT_DEBUG_REG3__lsWaveRelInd__SHIFT 0xc #define VGT_DEBUG_REG3__lsPatchCnt_MASK 0x3fc0000 #define VGT_DEBUG_REG3__lsPatchCnt__SHIFT 0x12 #define VGT_DEBUG_REG3__hsWaveRelInd_MASK 0xfc000000 #define VGT_DEBUG_REG3__hsWaveRelInd__SHIFT 0x1a #define VGT_DEBUG_REG4__hsPatchCnt_MASK 0xff #define VGT_DEBUG_REG4__hsPatchCnt__SHIFT 0x0 #define VGT_DEBUG_REG4__hsPrimId_15_0_MASK 0xffff00 #define VGT_DEBUG_REG4__hsPrimId_15_0__SHIFT 0x8 #define VGT_DEBUG_REG4__hsCpCnt_MASK 0x1f000000 #define VGT_DEBUG_REG4__hsCpCnt__SHIFT 0x18 #define VGT_DEBUG_REG4__hsWaveSendFlush_MASK 0x20000000 #define VGT_DEBUG_REG4__hsWaveSendFlush__SHIFT 0x1d #define VGT_DEBUG_REG4__hsFwaveFlag_MASK 0x40000000 #define VGT_DEBUG_REG4__hsFwaveFlag__SHIFT 0x1e #define VGT_DEBUG_REG4__SPARE_MASK 0x80000000 #define VGT_DEBUG_REG4__SPARE__SHIFT 0x1f #define VGT_DEBUG_REG5__SPARE4_MASK 0x7 #define VGT_DEBUG_REG5__SPARE4__SHIFT 0x0 #define VGT_DEBUG_REG5__hsWaveCreditCnt_0_MASK 0xf8 #define VGT_DEBUG_REG5__hsWaveCreditCnt_0__SHIFT 0x3 #define VGT_DEBUG_REG5__SPARE3_MASK 0x700 #define VGT_DEBUG_REG5__SPARE3__SHIFT 0x8 #define VGT_DEBUG_REG5__hsVertCreditCnt_0_MASK 0xf800 #define VGT_DEBUG_REG5__hsVertCreditCnt_0__SHIFT 0xb #define VGT_DEBUG_REG5__SPARE2_MASK 0x70000 #define VGT_DEBUG_REG5__SPARE2__SHIFT 0x10 #define VGT_DEBUG_REG5__lsWaveCreditCnt_0_MASK 0xf80000 #define VGT_DEBUG_REG5__lsWaveCreditCnt_0__SHIFT 0x13 #define VGT_DEBUG_REG5__SPARE1_MASK 0x7000000 #define VGT_DEBUG_REG5__SPARE1__SHIFT 0x18 #define VGT_DEBUG_REG5__lsVertCreditCnt_0_MASK 0xf8000000 #define VGT_DEBUG_REG5__lsVertCreditCnt_0__SHIFT 0x1b #define VGT_DEBUG_REG6__debug_BASE_MASK 0xffff #define VGT_DEBUG_REG6__debug_BASE__SHIFT 0x0 #define VGT_DEBUG_REG6__debug_SIZE_MASK 0xffff0000 #define VGT_DEBUG_REG6__debug_SIZE__SHIFT 0x10 #define VGT_DEBUG_REG7__debug_tfmmFifoEmpty_MASK 0x1 #define VGT_DEBUG_REG7__debug_tfmmFifoEmpty__SHIFT 0x0 #define VGT_DEBUG_REG7__debug_tfmmFifoFull_MASK 0x2 #define VGT_DEBUG_REG7__debug_tfmmFifoFull__SHIFT 0x1 #define VGT_DEBUG_REG7__hs_pipe0_dr_MASK 0x4 #define VGT_DEBUG_REG7__hs_pipe0_dr__SHIFT 0x2 #define VGT_DEBUG_REG7__hs_pipe0_rtr_MASK 0x8 #define VGT_DEBUG_REG7__hs_pipe0_rtr__SHIFT 0x3 #define VGT_DEBUG_REG7__hs_pipe1_rtr_MASK 0x10 #define VGT_DEBUG_REG7__hs_pipe1_rtr__SHIFT 0x4 #define VGT_DEBUG_REG7__SPARE_MASK 0xffe0 #define VGT_DEBUG_REG7__SPARE__SHIFT 0x5 #define VGT_DEBUG_REG7__TF_addr_MASK 0xffff0000 #define VGT_DEBUG_REG7__TF_addr__SHIFT 0x10 #define VGT_DEBUG_REG8__rcm_busy_q_MASK 0x1 #define VGT_DEBUG_REG8__rcm_busy_q__SHIFT 0x0 #define VGT_DEBUG_REG8__rcm_noif_busy_q_MASK 0x2 #define VGT_DEBUG_REG8__rcm_noif_busy_q__SHIFT 0x1 #define VGT_DEBUG_REG8__r1_inst_rtr_MASK 0x4 #define VGT_DEBUG_REG8__r1_inst_rtr__SHIFT 0x2 #define VGT_DEBUG_REG8__spi_gsprim_fifo_busy_q_MASK 0x8 #define VGT_DEBUG_REG8__spi_gsprim_fifo_busy_q__SHIFT 0x3 #define VGT_DEBUG_REG8__spi_esvert_fifo_busy_q_MASK 0x10 #define VGT_DEBUG_REG8__spi_esvert_fifo_busy_q__SHIFT 0x4 #define VGT_DEBUG_REG8__gs_tbl_valid_r3_q_MASK 0x20 #define VGT_DEBUG_REG8__gs_tbl_valid_r3_q__SHIFT 0x5 #define VGT_DEBUG_REG8__valid_r0_q_MASK 0x40 #define VGT_DEBUG_REG8__valid_r0_q__SHIFT 0x6 #define VGT_DEBUG_REG8__valid_r1_q_MASK 0x80 #define VGT_DEBUG_REG8__valid_r1_q__SHIFT 0x7 #define VGT_DEBUG_REG8__valid_r2_MASK 0x100 #define VGT_DEBUG_REG8__valid_r2__SHIFT 0x8 #define VGT_DEBUG_REG8__valid_r2_q_MASK 0x200 #define VGT_DEBUG_REG8__valid_r2_q__SHIFT 0x9 #define VGT_DEBUG_REG8__r0_rtr_MASK 0x400 #define VGT_DEBUG_REG8__r0_rtr__SHIFT 0xa #define VGT_DEBUG_REG8__r1_rtr_MASK 0x800 #define VGT_DEBUG_REG8__r1_rtr__SHIFT 0xb #define VGT_DEBUG_REG8__r2_indx_rtr_MASK 0x1000 #define VGT_DEBUG_REG8__r2_indx_rtr__SHIFT 0xc #define VGT_DEBUG_REG8__r2_rtr_MASK 0x2000 #define VGT_DEBUG_REG8__r2_rtr__SHIFT 0xd #define VGT_DEBUG_REG8__es_gs_rtr_MASK 0x4000 #define VGT_DEBUG_REG8__es_gs_rtr__SHIFT 0xe #define VGT_DEBUG_REG8__gs_event_fifo_rtr_MASK 0x8000 #define VGT_DEBUG_REG8__gs_event_fifo_rtr__SHIFT 0xf #define VGT_DEBUG_REG8__tm_rcm_gs_event_rtr_MASK 0x10000 #define VGT_DEBUG_REG8__tm_rcm_gs_event_rtr__SHIFT 0x10 #define VGT_DEBUG_REG8__gs_tbl_r3_rtr_MASK 0x20000 #define VGT_DEBUG_REG8__gs_tbl_r3_rtr__SHIFT 0x11 #define VGT_DEBUG_REG8__prim_skid_fifo_empty_MASK 0x40000 #define VGT_DEBUG_REG8__prim_skid_fifo_empty__SHIFT 0x12 #define VGT_DEBUG_REG8__VGT_SPI_gsprim_rtr_q_MASK 0x80000 #define VGT_DEBUG_REG8__VGT_SPI_gsprim_rtr_q__SHIFT 0x13 #define VGT_DEBUG_REG8__tm_rcm_gs_tbl_rtr_MASK 0x100000 #define VGT_DEBUG_REG8__tm_rcm_gs_tbl_rtr__SHIFT 0x14 #define VGT_DEBUG_REG8__tm_rcm_es_tbl_rtr_MASK 0x200000 #define VGT_DEBUG_REG8__tm_rcm_es_tbl_rtr__SHIFT 0x15 #define VGT_DEBUG_REG8__VGT_SPI_esvert_rtr_q_MASK 0x400000 #define VGT_DEBUG_REG8__VGT_SPI_esvert_rtr_q__SHIFT 0x16 #define VGT_DEBUG_REG8__r2_no_bp_rtr_MASK 0x800000 #define VGT_DEBUG_REG8__r2_no_bp_rtr__SHIFT 0x17 #define VGT_DEBUG_REG8__hold_for_es_flush_MASK 0x1000000 #define VGT_DEBUG_REG8__hold_for_es_flush__SHIFT 0x18 #define VGT_DEBUG_REG8__gs_event_fifo_empty_MASK 0x2000000 #define VGT_DEBUG_REG8__gs_event_fifo_empty__SHIFT 0x19 #define VGT_DEBUG_REG8__gsprim_buff_empty_q_MASK 0x4000000 #define VGT_DEBUG_REG8__gsprim_buff_empty_q__SHIFT 0x1a #define VGT_DEBUG_REG8__gsprim_buff_full_q_MASK 0x8000000 #define VGT_DEBUG_REG8__gsprim_buff_full_q__SHIFT 0x1b #define VGT_DEBUG_REG8__te_prim_fifo_empty_MASK 0x10000000 #define VGT_DEBUG_REG8__te_prim_fifo_empty__SHIFT 0x1c #define VGT_DEBUG_REG8__te_prim_fifo_full_MASK 0x20000000 #define VGT_DEBUG_REG8__te_prim_fifo_full__SHIFT 0x1d #define VGT_DEBUG_REG8__te_vert_fifo_empty_MASK 0x40000000 #define VGT_DEBUG_REG8__te_vert_fifo_empty__SHIFT 0x1e #define VGT_DEBUG_REG8__te_vert_fifo_full_MASK 0x80000000 #define VGT_DEBUG_REG8__te_vert_fifo_full__SHIFT 0x1f #define VGT_DEBUG_REG9__indices_to_send_r2_q_MASK 0x3 #define VGT_DEBUG_REG9__indices_to_send_r2_q__SHIFT 0x0 #define VGT_DEBUG_REG9__valid_indices_r3_MASK 0x4 #define VGT_DEBUG_REG9__valid_indices_r3__SHIFT 0x2 #define VGT_DEBUG_REG9__gs_eov_r3_MASK 0x8 #define VGT_DEBUG_REG9__gs_eov_r3__SHIFT 0x3 #define VGT_DEBUG_REG9__eop_indx_r3_MASK 0x10 #define VGT_DEBUG_REG9__eop_indx_r3__SHIFT 0x4 #define VGT_DEBUG_REG9__eop_prim_r3_MASK 0x20 #define VGT_DEBUG_REG9__eop_prim_r3__SHIFT 0x5 #define VGT_DEBUG_REG9__es_eov_r3_MASK 0x40 #define VGT_DEBUG_REG9__es_eov_r3__SHIFT 0x6 #define VGT_DEBUG_REG9__es_tbl_state_r3_q_0_MASK 0x80 #define VGT_DEBUG_REG9__es_tbl_state_r3_q_0__SHIFT 0x7 #define VGT_DEBUG_REG9__pending_es_send_r3_q_MASK 0x100 #define VGT_DEBUG_REG9__pending_es_send_r3_q__SHIFT 0x8 #define VGT_DEBUG_REG9__pending_es_flush_r3_MASK 0x200 #define VGT_DEBUG_REG9__pending_es_flush_r3__SHIFT 0x9 #define VGT_DEBUG_REG9__gs_tbl_num_es_per_gs_r3_q_not_0_MASK 0x400 #define VGT_DEBUG_REG9__gs_tbl_num_es_per_gs_r3_q_not_0__SHIFT 0xa #define VGT_DEBUG_REG9__gs_tbl_prim_cnt_r3_q_MASK 0x3f800 #define VGT_DEBUG_REG9__gs_tbl_prim_cnt_r3_q__SHIFT 0xb #define VGT_DEBUG_REG9__gs_tbl_eop_r3_q_MASK 0x40000 #define VGT_DEBUG_REG9__gs_tbl_eop_r3_q__SHIFT 0x12 #define VGT_DEBUG_REG9__gs_tbl_state_r3_q_MASK 0x380000 #define VGT_DEBUG_REG9__gs_tbl_state_r3_q__SHIFT 0x13 #define VGT_DEBUG_REG9__gs_pending_state_r3_q_MASK 0x400000 #define VGT_DEBUG_REG9__gs_pending_state_r3_q__SHIFT 0x16 #define VGT_DEBUG_REG9__invalidate_rb_roll_over_q_MASK 0x800000 #define VGT_DEBUG_REG9__invalidate_rb_roll_over_q__SHIFT 0x17 #define VGT_DEBUG_REG9__gs_instancing_state_q_MASK 0x1000000 #define VGT_DEBUG_REG9__gs_instancing_state_q__SHIFT 0x18 #define VGT_DEBUG_REG9__es_per_gs_vert_cnt_r3_q_not_0_MASK 0x2000000 #define VGT_DEBUG_REG9__es_per_gs_vert_cnt_r3_q_not_0__SHIFT 0x19 #define VGT_DEBUG_REG9__gs_prim_per_es_ctr_r3_q_not_0_MASK 0x4000000 #define VGT_DEBUG_REG9__gs_prim_per_es_ctr_r3_q_not_0__SHIFT 0x1a #define VGT_DEBUG_REG9__pre_r0_rtr_MASK 0x8000000 #define VGT_DEBUG_REG9__pre_r0_rtr__SHIFT 0x1b #define VGT_DEBUG_REG9__valid_r3_q_MASK 0x10000000 #define VGT_DEBUG_REG9__valid_r3_q__SHIFT 0x1c #define VGT_DEBUG_REG9__valid_pre_r0_q_MASK 0x20000000 #define VGT_DEBUG_REG9__valid_pre_r0_q__SHIFT 0x1d #define VGT_DEBUG_REG9__SPARE0_MASK 0x40000000 #define VGT_DEBUG_REG9__SPARE0__SHIFT 0x1e #define VGT_DEBUG_REG9__off_chip_hs_r2_q_MASK 0x80000000 #define VGT_DEBUG_REG9__off_chip_hs_r2_q__SHIFT 0x1f #define VGT_DEBUG_REG10__index_buffer_depth_r1_q_MASK 0x1f #define VGT_DEBUG_REG10__index_buffer_depth_r1_q__SHIFT 0x0 #define VGT_DEBUG_REG10__eopg_r2_q_MASK 0x20 #define VGT_DEBUG_REG10__eopg_r2_q__SHIFT 0x5 #define VGT_DEBUG_REG10__eotg_r2_q_MASK 0x40 #define VGT_DEBUG_REG10__eotg_r2_q__SHIFT 0x6 #define VGT_DEBUG_REG10__onchip_gs_en_r0_q_MASK 0x180 #define VGT_DEBUG_REG10__onchip_gs_en_r0_q__SHIFT 0x7 #define VGT_DEBUG_REG10__SPARE2_MASK 0x600 #define VGT_DEBUG_REG10__SPARE2__SHIFT 0x9 #define VGT_DEBUG_REG10__rcm_mem_gsprim_re_qq_MASK 0x800 #define VGT_DEBUG_REG10__rcm_mem_gsprim_re_qq__SHIFT 0xb #define VGT_DEBUG_REG10__rcm_mem_gsprim_re_q_MASK 0x1000 #define VGT_DEBUG_REG10__rcm_mem_gsprim_re_q__SHIFT 0xc #define VGT_DEBUG_REG10__gs_rb_space_avail_r3_q_9_0_MASK 0x7fe000 #define VGT_DEBUG_REG10__gs_rb_space_avail_r3_q_9_0__SHIFT 0xd #define VGT_DEBUG_REG10__es_rb_space_avail_r2_q_8_0_MASK 0xff800000 #define VGT_DEBUG_REG10__es_rb_space_avail_r2_q_8_0__SHIFT 0x17 #define VGT_DEBUG_REG11__tm_busy_q_MASK 0x1 #define VGT_DEBUG_REG11__tm_busy_q__SHIFT 0x0 #define VGT_DEBUG_REG11__tm_noif_busy_q_MASK 0x2 #define VGT_DEBUG_REG11__tm_noif_busy_q__SHIFT 0x1 #define VGT_DEBUG_REG11__tm_out_busy_q_MASK 0x4 #define VGT_DEBUG_REG11__tm_out_busy_q__SHIFT 0x2 #define VGT_DEBUG_REG11__es_rb_dealloc_fifo_busy_MASK 0x8 #define VGT_DEBUG_REG11__es_rb_dealloc_fifo_busy__SHIFT 0x3 #define VGT_DEBUG_REG11__vs_dealloc_tbl_busy_MASK 0x10 #define VGT_DEBUG_REG11__vs_dealloc_tbl_busy__SHIFT 0x4 #define VGT_DEBUG_REG11__SPARE1_MASK 0x20 #define VGT_DEBUG_REG11__SPARE1__SHIFT 0x5 #define VGT_DEBUG_REG11__spi_gsthread_fifo_busy_MASK 0x40 #define VGT_DEBUG_REG11__spi_gsthread_fifo_busy__SHIFT 0x6 #define VGT_DEBUG_REG11__spi_esthread_fifo_busy_MASK 0x80 #define VGT_DEBUG_REG11__spi_esthread_fifo_busy__SHIFT 0x7 #define VGT_DEBUG_REG11__hold_eswave_MASK 0x100 #define VGT_DEBUG_REG11__hold_eswave__SHIFT 0x8 #define VGT_DEBUG_REG11__es_rb_roll_over_r3_MASK 0x200 #define VGT_DEBUG_REG11__es_rb_roll_over_r3__SHIFT 0x9 #define VGT_DEBUG_REG11__counters_busy_r0_MASK 0x400 #define VGT_DEBUG_REG11__counters_busy_r0__SHIFT 0xa #define VGT_DEBUG_REG11__counters_avail_r0_MASK 0x800 #define VGT_DEBUG_REG11__counters_avail_r0__SHIFT 0xb #define VGT_DEBUG_REG11__counters_available_r0_MASK 0x1000 #define VGT_DEBUG_REG11__counters_available_r0__SHIFT 0xc #define VGT_DEBUG_REG11__vs_event_fifo_rtr_MASK 0x2000 #define VGT_DEBUG_REG11__vs_event_fifo_rtr__SHIFT 0xd #define VGT_DEBUG_REG11__VGT_SPI_gsthread_rtr_q_MASK 0x4000 #define VGT_DEBUG_REG11__VGT_SPI_gsthread_rtr_q__SHIFT 0xe #define VGT_DEBUG_REG11__VGT_SPI_esthread_rtr_q_MASK 0x8000 #define VGT_DEBUG_REG11__VGT_SPI_esthread_rtr_q__SHIFT 0xf #define VGT_DEBUG_REG11__gs_issue_rtr_MASK 0x10000 #define VGT_DEBUG_REG11__gs_issue_rtr__SHIFT 0x10 #define VGT_DEBUG_REG11__tm_pt_event_rtr_MASK 0x20000 #define VGT_DEBUG_REG11__tm_pt_event_rtr__SHIFT 0x11 #define VGT_DEBUG_REG11__SPARE0_MASK 0x40000 #define VGT_DEBUG_REG11__SPARE0__SHIFT 0x12 #define VGT_DEBUG_REG11__gs_r0_rtr_MASK 0x80000 #define VGT_DEBUG_REG11__gs_r0_rtr__SHIFT 0x13 #define VGT_DEBUG_REG11__es_r0_rtr_MASK 0x100000 #define VGT_DEBUG_REG11__es_r0_rtr__SHIFT 0x14 #define VGT_DEBUG_REG11__gog_tm_vs_event_rtr_MASK 0x200000 #define VGT_DEBUG_REG11__gog_tm_vs_event_rtr__SHIFT 0x15 #define VGT_DEBUG_REG11__tm_rcm_gs_event_rtr_MASK 0x400000 #define VGT_DEBUG_REG11__tm_rcm_gs_event_rtr__SHIFT 0x16 #define VGT_DEBUG_REG11__tm_rcm_gs_tbl_rtr_MASK 0x800000 #define VGT_DEBUG_REG11__tm_rcm_gs_tbl_rtr__SHIFT 0x17 #define VGT_DEBUG_REG11__tm_rcm_es_tbl_rtr_MASK 0x1000000 #define VGT_DEBUG_REG11__tm_rcm_es_tbl_rtr__SHIFT 0x18 #define VGT_DEBUG_REG11__vs_event_fifo_empty_MASK 0x2000000 #define VGT_DEBUG_REG11__vs_event_fifo_empty__SHIFT 0x19 #define VGT_DEBUG_REG11__vs_event_fifo_full_MASK 0x4000000 #define VGT_DEBUG_REG11__vs_event_fifo_full__SHIFT 0x1a #define VGT_DEBUG_REG11__es_rb_dealloc_fifo_full_MASK 0x8000000 #define VGT_DEBUG_REG11__es_rb_dealloc_fifo_full__SHIFT 0x1b #define VGT_DEBUG_REG11__vs_dealloc_tbl_full_MASK 0x10000000 #define VGT_DEBUG_REG11__vs_dealloc_tbl_full__SHIFT 0x1c #define VGT_DEBUG_REG11__send_event_q_MASK 0x20000000 #define VGT_DEBUG_REG11__send_event_q__SHIFT 0x1d #define VGT_DEBUG_REG11__es_tbl_empty_MASK 0x40000000 #define VGT_DEBUG_REG11__es_tbl_empty__SHIFT 0x1e #define VGT_DEBUG_REG11__no_active_states_r0_MASK 0x80000000 #define VGT_DEBUG_REG11__no_active_states_r0__SHIFT 0x1f #define VGT_DEBUG_REG12__gs_state0_r0_q_MASK 0x7 #define VGT_DEBUG_REG12__gs_state0_r0_q__SHIFT 0x0 #define VGT_DEBUG_REG12__gs_state1_r0_q_MASK 0x38 #define VGT_DEBUG_REG12__gs_state1_r0_q__SHIFT 0x3 #define VGT_DEBUG_REG12__gs_state2_r0_q_MASK 0x1c0 #define VGT_DEBUG_REG12__gs_state2_r0_q__SHIFT 0x6 #define VGT_DEBUG_REG12__gs_state3_r0_q_MASK 0xe00 #define VGT_DEBUG_REG12__gs_state3_r0_q__SHIFT 0x9 #define VGT_DEBUG_REG12__gs_state4_r0_q_MASK 0x7000 #define VGT_DEBUG_REG12__gs_state4_r0_q__SHIFT 0xc #define VGT_DEBUG_REG12__gs_state5_r0_q_MASK 0x38000 #define VGT_DEBUG_REG12__gs_state5_r0_q__SHIFT 0xf #define VGT_DEBUG_REG12__gs_state6_r0_q_MASK 0x1c0000 #define VGT_DEBUG_REG12__gs_state6_r0_q__SHIFT 0x12 #define VGT_DEBUG_REG12__gs_state7_r0_q_MASK 0xe00000 #define VGT_DEBUG_REG12__gs_state7_r0_q__SHIFT 0x15 #define VGT_DEBUG_REG12__gs_state8_r0_q_MASK 0x7000000 #define VGT_DEBUG_REG12__gs_state8_r0_q__SHIFT 0x18 #define VGT_DEBUG_REG12__gs_state9_r0_q_MASK 0x38000000 #define VGT_DEBUG_REG12__gs_state9_r0_q__SHIFT 0x1b #define VGT_DEBUG_REG12__hold_eswave_eop_MASK 0x40000000 #define VGT_DEBUG_REG12__hold_eswave_eop__SHIFT 0x1e #define VGT_DEBUG_REG12__SPARE0_MASK 0x80000000 #define VGT_DEBUG_REG12__SPARE0__SHIFT 0x1f #define VGT_DEBUG_REG13__gs_state10_r0_q_MASK 0x7 #define VGT_DEBUG_REG13__gs_state10_r0_q__SHIFT 0x0 #define VGT_DEBUG_REG13__gs_state11_r0_q_MASK 0x38 #define VGT_DEBUG_REG13__gs_state11_r0_q__SHIFT 0x3 #define VGT_DEBUG_REG13__gs_state12_r0_q_MASK 0x1c0 #define VGT_DEBUG_REG13__gs_state12_r0_q__SHIFT 0x6 #define VGT_DEBUG_REG13__gs_state13_r0_q_MASK 0xe00 #define VGT_DEBUG_REG13__gs_state13_r0_q__SHIFT 0x9 #define VGT_DEBUG_REG13__gs_state14_r0_q_MASK 0x7000 #define VGT_DEBUG_REG13__gs_state14_r0_q__SHIFT 0xc #define VGT_DEBUG_REG13__gs_state15_r0_q_MASK 0x38000 #define VGT_DEBUG_REG13__gs_state15_r0_q__SHIFT 0xf #define VGT_DEBUG_REG13__gs_tbl_wrptr_r0_q_3_0_MASK 0x3c0000 #define VGT_DEBUG_REG13__gs_tbl_wrptr_r0_q_3_0__SHIFT 0x12 #define VGT_DEBUG_REG13__gsfetch_done_fifo_cnt_q_not_0_MASK 0x400000 #define VGT_DEBUG_REG13__gsfetch_done_fifo_cnt_q_not_0__SHIFT 0x16 #define VGT_DEBUG_REG13__gsfetch_done_cnt_q_not_0_MASK 0x800000 #define VGT_DEBUG_REG13__gsfetch_done_cnt_q_not_0__SHIFT 0x17 #define VGT_DEBUG_REG13__es_tbl_full_MASK 0x1000000 #define VGT_DEBUG_REG13__es_tbl_full__SHIFT 0x18 #define VGT_DEBUG_REG13__SPARE1_MASK 0x2000000 #define VGT_DEBUG_REG13__SPARE1__SHIFT 0x19 #define VGT_DEBUG_REG13__SPARE0_MASK 0x4000000 #define VGT_DEBUG_REG13__SPARE0__SHIFT 0x1a #define VGT_DEBUG_REG13__active_cm_sm_r0_q_MASK 0xf8000000 #define VGT_DEBUG_REG13__active_cm_sm_r0_q__SHIFT 0x1b #define VGT_DEBUG_REG14__SPARE3_MASK 0xf #define VGT_DEBUG_REG14__SPARE3__SHIFT 0x0 #define VGT_DEBUG_REG14__gsfetch_done_fifo_full_MASK 0x10 #define VGT_DEBUG_REG14__gsfetch_done_fifo_full__SHIFT 0x4 #define VGT_DEBUG_REG14__gs_rb_space_avail_r0_MASK 0x20 #define VGT_DEBUG_REG14__gs_rb_space_avail_r0__SHIFT 0x5 #define VGT_DEBUG_REG14__smx_es_done_cnt_r0_q_not_0_MASK 0x40 #define VGT_DEBUG_REG14__smx_es_done_cnt_r0_q_not_0__SHIFT 0x6 #define VGT_DEBUG_REG14__SPARE8_MASK 0x180 #define VGT_DEBUG_REG14__SPARE8__SHIFT 0x7 #define VGT_DEBUG_REG14__vs_done_cnt_q_not_0_MASK 0x200 #define VGT_DEBUG_REG14__vs_done_cnt_q_not_0__SHIFT 0x9 #define VGT_DEBUG_REG14__es_flush_cnt_busy_q_MASK 0x400 #define VGT_DEBUG_REG14__es_flush_cnt_busy_q__SHIFT 0xa #define VGT_DEBUG_REG14__gs_tbl_full_r0_MASK 0x800 #define VGT_DEBUG_REG14__gs_tbl_full_r0__SHIFT 0xb #define VGT_DEBUG_REG14__SPARE2_MASK 0x1ff000 #define VGT_DEBUG_REG14__SPARE2__SHIFT 0xc #define VGT_DEBUG_REG14__se1spi_gsthread_fifo_busy_MASK 0x200000 #define VGT_DEBUG_REG14__se1spi_gsthread_fifo_busy__SHIFT 0x15 #define VGT_DEBUG_REG14__SPARE_MASK 0x1c00000 #define VGT_DEBUG_REG14__SPARE__SHIFT 0x16 #define VGT_DEBUG_REG14__VGT_SE1SPI_gsthread_rtr_q_MASK 0x2000000 #define VGT_DEBUG_REG14__VGT_SE1SPI_gsthread_rtr_q__SHIFT 0x19 #define VGT_DEBUG_REG14__smx1_es_done_cnt_r0_q_not_0_MASK 0x4000000 #define VGT_DEBUG_REG14__smx1_es_done_cnt_r0_q_not_0__SHIFT 0x1a #define VGT_DEBUG_REG14__se1spi_esthread_fifo_busy_MASK 0x8000000 #define VGT_DEBUG_REG14__se1spi_esthread_fifo_busy__SHIFT 0x1b #define VGT_DEBUG_REG14__SPARE1_MASK 0x10000000 #define VGT_DEBUG_REG14__SPARE1__SHIFT 0x1c #define VGT_DEBUG_REG14__gsfetch_done_se1_cnt_q_not_0_MASK 0x20000000 #define VGT_DEBUG_REG14__gsfetch_done_se1_cnt_q_not_0__SHIFT 0x1d #define VGT_DEBUG_REG14__SPARE0_MASK 0x40000000 #define VGT_DEBUG_REG14__SPARE0__SHIFT 0x1e #define VGT_DEBUG_REG14__VGT_SE1SPI_esthread_rtr_q_MASK 0x80000000 #define VGT_DEBUG_REG14__VGT_SE1SPI_esthread_rtr_q__SHIFT 0x1f #define VGT_DEBUG_REG15__cm_busy_q_MASK 0x1 #define VGT_DEBUG_REG15__cm_busy_q__SHIFT 0x0 #define VGT_DEBUG_REG15__counters_busy_q_MASK 0x2 #define VGT_DEBUG_REG15__counters_busy_q__SHIFT 0x1 #define VGT_DEBUG_REG15__output_fifo_empty_MASK 0x4 #define VGT_DEBUG_REG15__output_fifo_empty__SHIFT 0x2 #define VGT_DEBUG_REG15__output_fifo_full_MASK 0x8 #define VGT_DEBUG_REG15__output_fifo_full__SHIFT 0x3 #define VGT_DEBUG_REG15__counters_full_MASK 0x10 #define VGT_DEBUG_REG15__counters_full__SHIFT 0x4 #define VGT_DEBUG_REG15__active_sm_q_MASK 0x3e0 #define VGT_DEBUG_REG15__active_sm_q__SHIFT 0x5 #define VGT_DEBUG_REG15__entry_rdptr_q_MASK 0x7c00 #define VGT_DEBUG_REG15__entry_rdptr_q__SHIFT 0xa #define VGT_DEBUG_REG15__cntr_tbl_wrptr_q_MASK 0xf8000 #define VGT_DEBUG_REG15__cntr_tbl_wrptr_q__SHIFT 0xf #define VGT_DEBUG_REG15__SPARE25_MASK 0x3f00000 #define VGT_DEBUG_REG15__SPARE25__SHIFT 0x14 #define VGT_DEBUG_REG15__st_cut_mode_q_MASK 0xc000000 #define VGT_DEBUG_REG15__st_cut_mode_q__SHIFT 0x1a #define VGT_DEBUG_REG15__gs_done_array_q_not_0_MASK 0x10000000 #define VGT_DEBUG_REG15__gs_done_array_q_not_0__SHIFT 0x1c #define VGT_DEBUG_REG15__SPARE31_MASK 0xe0000000 #define VGT_DEBUG_REG15__SPARE31__SHIFT 0x1d #define VGT_DEBUG_REG16__gog_busy_MASK 0x1 #define VGT_DEBUG_REG16__gog_busy__SHIFT 0x0 #define VGT_DEBUG_REG16__gog_state_q_MASK 0xe #define VGT_DEBUG_REG16__gog_state_q__SHIFT 0x1 #define VGT_DEBUG_REG16__r0_rtr_MASK 0x10 #define VGT_DEBUG_REG16__r0_rtr__SHIFT 0x4 #define VGT_DEBUG_REG16__r1_rtr_MASK 0x20 #define VGT_DEBUG_REG16__r1_rtr__SHIFT 0x5 #define VGT_DEBUG_REG16__r1_upstream_rtr_MASK 0x40 #define VGT_DEBUG_REG16__r1_upstream_rtr__SHIFT 0x6 #define VGT_DEBUG_REG16__r2_vs_tbl_rtr_MASK 0x80 #define VGT_DEBUG_REG16__r2_vs_tbl_rtr__SHIFT 0x7 #define VGT_DEBUG_REG16__r2_prim_rtr_MASK 0x100 #define VGT_DEBUG_REG16__r2_prim_rtr__SHIFT 0x8 #define VGT_DEBUG_REG16__r2_indx_rtr_MASK 0x200 #define VGT_DEBUG_REG16__r2_indx_rtr__SHIFT 0x9 #define VGT_DEBUG_REG16__r2_rtr_MASK 0x400 #define VGT_DEBUG_REG16__r2_rtr__SHIFT 0xa #define VGT_DEBUG_REG16__gog_tm_vs_event_rtr_MASK 0x800 #define VGT_DEBUG_REG16__gog_tm_vs_event_rtr__SHIFT 0xb #define VGT_DEBUG_REG16__r3_force_vs_tbl_we_rtr_MASK 0x1000 #define VGT_DEBUG_REG16__r3_force_vs_tbl_we_rtr__SHIFT 0xc #define VGT_DEBUG_REG16__indx_valid_r2_q_MASK 0x2000 #define VGT_DEBUG_REG16__indx_valid_r2_q__SHIFT 0xd #define VGT_DEBUG_REG16__prim_valid_r2_q_MASK 0x4000 #define VGT_DEBUG_REG16__prim_valid_r2_q__SHIFT 0xe #define VGT_DEBUG_REG16__valid_r2_q_MASK 0x8000 #define VGT_DEBUG_REG16__valid_r2_q__SHIFT 0xf #define VGT_DEBUG_REG16__prim_valid_r1_q_MASK 0x10000 #define VGT_DEBUG_REG16__prim_valid_r1_q__SHIFT 0x10 #define VGT_DEBUG_REG16__indx_valid_r1_q_MASK 0x20000 #define VGT_DEBUG_REG16__indx_valid_r1_q__SHIFT 0x11 #define VGT_DEBUG_REG16__valid_r1_q_MASK 0x40000 #define VGT_DEBUG_REG16__valid_r1_q__SHIFT 0x12 #define VGT_DEBUG_REG16__indx_valid_r0_q_MASK 0x80000 #define VGT_DEBUG_REG16__indx_valid_r0_q__SHIFT 0x13 #define VGT_DEBUG_REG16__prim_valid_r0_q_MASK 0x100000 #define VGT_DEBUG_REG16__prim_valid_r0_q__SHIFT 0x14 #define VGT_DEBUG_REG16__valid_r0_q_MASK 0x200000 #define VGT_DEBUG_REG16__valid_r0_q__SHIFT 0x15 #define VGT_DEBUG_REG16__send_event_q_MASK 0x400000 #define VGT_DEBUG_REG16__send_event_q__SHIFT 0x16 #define VGT_DEBUG_REG16__SPARE24_MASK 0x800000 #define VGT_DEBUG_REG16__SPARE24__SHIFT 0x17 #define VGT_DEBUG_REG16__vert_seen_since_sopg_r2_q_MASK 0x1000000 #define VGT_DEBUG_REG16__vert_seen_since_sopg_r2_q__SHIFT 0x18 #define VGT_DEBUG_REG16__gog_out_prim_state_sel_MASK 0xe000000 #define VGT_DEBUG_REG16__gog_out_prim_state_sel__SHIFT 0x19 #define VGT_DEBUG_REG16__multiple_streams_en_r1_q_MASK 0x10000000 #define VGT_DEBUG_REG16__multiple_streams_en_r1_q__SHIFT 0x1c #define VGT_DEBUG_REG16__vs_vert_count_r2_q_not_0_MASK 0x20000000 #define VGT_DEBUG_REG16__vs_vert_count_r2_q_not_0__SHIFT 0x1d #define VGT_DEBUG_REG16__num_gs_r2_q_not_0_MASK 0x40000000 #define VGT_DEBUG_REG16__num_gs_r2_q_not_0__SHIFT 0x1e #define VGT_DEBUG_REG16__new_vs_thread_r2_MASK 0x80000000 #define VGT_DEBUG_REG16__new_vs_thread_r2__SHIFT 0x1f #define VGT_DEBUG_REG17__gog_out_prim_rel_indx2_5_0_MASK 0x3f #define VGT_DEBUG_REG17__gog_out_prim_rel_indx2_5_0__SHIFT 0x0 #define VGT_DEBUG_REG17__gog_out_prim_rel_indx1_5_0_MASK 0xfc0 #define VGT_DEBUG_REG17__gog_out_prim_rel_indx1_5_0__SHIFT 0x6 #define VGT_DEBUG_REG17__gog_out_prim_rel_indx0_5_0_MASK 0x3f000 #define VGT_DEBUG_REG17__gog_out_prim_rel_indx0_5_0__SHIFT 0xc #define VGT_DEBUG_REG17__gog_out_indx_13_0_MASK 0xfffc0000 #define VGT_DEBUG_REG17__gog_out_indx_13_0__SHIFT 0x12 #define VGT_DEBUG_REG18__grp_vr_valid_MASK 0x1 #define VGT_DEBUG_REG18__grp_vr_valid__SHIFT 0x0 #define VGT_DEBUG_REG18__pipe0_dr_MASK 0x2 #define VGT_DEBUG_REG18__pipe0_dr__SHIFT 0x1 #define VGT_DEBUG_REG18__pipe1_dr_MASK 0x4 #define VGT_DEBUG_REG18__pipe1_dr__SHIFT 0x2 #define VGT_DEBUG_REG18__vr_grp_read_MASK 0x8 #define VGT_DEBUG_REG18__vr_grp_read__SHIFT 0x3 #define VGT_DEBUG_REG18__pipe0_rtr_MASK 0x10 #define VGT_DEBUG_REG18__pipe0_rtr__SHIFT 0x4 #define VGT_DEBUG_REG18__pipe1_rtr_MASK 0x20 #define VGT_DEBUG_REG18__pipe1_rtr__SHIFT 0x5 #define VGT_DEBUG_REG18__out_vr_indx_read_MASK 0x40 #define VGT_DEBUG_REG18__out_vr_indx_read__SHIFT 0x6 #define VGT_DEBUG_REG18__out_vr_prim_read_MASK 0x80 #define VGT_DEBUG_REG18__out_vr_prim_read__SHIFT 0x7 #define VGT_DEBUG_REG18__indices_to_send_q_MASK 0x700 #define VGT_DEBUG_REG18__indices_to_send_q__SHIFT 0x8 #define VGT_DEBUG_REG18__valid_indices_MASK 0x800 #define VGT_DEBUG_REG18__valid_indices__SHIFT 0xb #define VGT_DEBUG_REG18__last_indx_of_prim_MASK 0x1000 #define VGT_DEBUG_REG18__last_indx_of_prim__SHIFT 0xc #define VGT_DEBUG_REG18__indx0_new_d_MASK 0x2000 #define VGT_DEBUG_REG18__indx0_new_d__SHIFT 0xd #define VGT_DEBUG_REG18__indx1_new_d_MASK 0x4000 #define VGT_DEBUG_REG18__indx1_new_d__SHIFT 0xe #define VGT_DEBUG_REG18__indx2_new_d_MASK 0x8000 #define VGT_DEBUG_REG18__indx2_new_d__SHIFT 0xf #define VGT_DEBUG_REG18__indx2_hit_d_MASK 0x10000 #define VGT_DEBUG_REG18__indx2_hit_d__SHIFT 0x10 #define VGT_DEBUG_REG18__indx1_hit_d_MASK 0x20000 #define VGT_DEBUG_REG18__indx1_hit_d__SHIFT 0x11 #define VGT_DEBUG_REG18__indx0_hit_d_MASK 0x40000 #define VGT_DEBUG_REG18__indx0_hit_d__SHIFT 0x12 #define VGT_DEBUG_REG18__st_vertex_reuse_off_r0_q_MASK 0x80000 #define VGT_DEBUG_REG18__st_vertex_reuse_off_r0_q__SHIFT 0x13 #define VGT_DEBUG_REG18__last_group_of_instance_r0_q_MASK 0x100000 #define VGT_DEBUG_REG18__last_group_of_instance_r0_q__SHIFT 0x14 #define VGT_DEBUG_REG18__null_primitive_r0_q_MASK 0x200000 #define VGT_DEBUG_REG18__null_primitive_r0_q__SHIFT 0x15 #define VGT_DEBUG_REG18__eop_r0_q_MASK 0x400000 #define VGT_DEBUG_REG18__eop_r0_q__SHIFT 0x16 #define VGT_DEBUG_REG18__eject_vtx_vect_r1_d_MASK 0x800000 #define VGT_DEBUG_REG18__eject_vtx_vect_r1_d__SHIFT 0x17 #define VGT_DEBUG_REG18__sub_prim_type_r0_q_MASK 0x7000000 #define VGT_DEBUG_REG18__sub_prim_type_r0_q__SHIFT 0x18 #define VGT_DEBUG_REG18__gs_scenario_a_r0_q_MASK 0x8000000 #define VGT_DEBUG_REG18__gs_scenario_a_r0_q__SHIFT 0x1b #define VGT_DEBUG_REG18__gs_scenario_b_r0_q_MASK 0x10000000 #define VGT_DEBUG_REG18__gs_scenario_b_r0_q__SHIFT 0x1c #define VGT_DEBUG_REG18__components_valid_r0_q_MASK 0xe0000000 #define VGT_DEBUG_REG18__components_valid_r0_q__SHIFT 0x1d #define VGT_DEBUG_REG19__separate_out_busy_q_MASK 0x1 #define VGT_DEBUG_REG19__separate_out_busy_q__SHIFT 0x0 #define VGT_DEBUG_REG19__separate_out_indx_busy_q_MASK 0x2 #define VGT_DEBUG_REG19__separate_out_indx_busy_q__SHIFT 0x1 #define VGT_DEBUG_REG19__prim_buffer_empty_MASK 0x4 #define VGT_DEBUG_REG19__prim_buffer_empty__SHIFT 0x2 #define VGT_DEBUG_REG19__prim_buffer_full_MASK 0x8 #define VGT_DEBUG_REG19__prim_buffer_full__SHIFT 0x3 #define VGT_DEBUG_REG19__pa_clips_fifo_busy_q_MASK 0x10 #define VGT_DEBUG_REG19__pa_clips_fifo_busy_q__SHIFT 0x4 #define VGT_DEBUG_REG19__pa_clipp_fifo_busy_q_MASK 0x20 #define VGT_DEBUG_REG19__pa_clipp_fifo_busy_q__SHIFT 0x5 #define VGT_DEBUG_REG19__VGT_PA_clips_rtr_q_MASK 0x40 #define VGT_DEBUG_REG19__VGT_PA_clips_rtr_q__SHIFT 0x6 #define VGT_DEBUG_REG19__VGT_PA_clipp_rtr_q_MASK 0x80 #define VGT_DEBUG_REG19__VGT_PA_clipp_rtr_q__SHIFT 0x7 #define VGT_DEBUG_REG19__spi_vsthread_fifo_busy_q_MASK 0x100 #define VGT_DEBUG_REG19__spi_vsthread_fifo_busy_q__SHIFT 0x8 #define VGT_DEBUG_REG19__spi_vsvert_fifo_busy_q_MASK 0x200 #define VGT_DEBUG_REG19__spi_vsvert_fifo_busy_q__SHIFT 0x9 #define VGT_DEBUG_REG19__pa_clipv_fifo_busy_q_MASK 0x400 #define VGT_DEBUG_REG19__pa_clipv_fifo_busy_q__SHIFT 0xa #define VGT_DEBUG_REG19__hold_prim_MASK 0x800 #define VGT_DEBUG_REG19__hold_prim__SHIFT 0xb #define VGT_DEBUG_REG19__VGT_SPI_vsthread_rtr_q_MASK 0x1000 #define VGT_DEBUG_REG19__VGT_SPI_vsthread_rtr_q__SHIFT 0xc #define VGT_DEBUG_REG19__VGT_SPI_vsvert_rtr_q_MASK 0x2000 #define VGT_DEBUG_REG19__VGT_SPI_vsvert_rtr_q__SHIFT 0xd #define VGT_DEBUG_REG19__VGT_PA_clipv_rtr_q_MASK 0x4000 #define VGT_DEBUG_REG19__VGT_PA_clipv_rtr_q__SHIFT 0xe #define VGT_DEBUG_REG19__new_packet_q_MASK 0x8000 #define VGT_DEBUG_REG19__new_packet_q__SHIFT 0xf #define VGT_DEBUG_REG19__buffered_prim_event_MASK 0x10000 #define VGT_DEBUG_REG19__buffered_prim_event__SHIFT 0x10 #define VGT_DEBUG_REG19__buffered_prim_null_primitive_MASK 0x20000 #define VGT_DEBUG_REG19__buffered_prim_null_primitive__SHIFT 0x11 #define VGT_DEBUG_REG19__buffered_prim_eop_MASK 0x40000 #define VGT_DEBUG_REG19__buffered_prim_eop__SHIFT 0x12 #define VGT_DEBUG_REG19__buffered_prim_eject_vtx_vect_MASK 0x80000 #define VGT_DEBUG_REG19__buffered_prim_eject_vtx_vect__SHIFT 0x13 #define VGT_DEBUG_REG19__buffered_prim_type_event_MASK 0x3f00000 #define VGT_DEBUG_REG19__buffered_prim_type_event__SHIFT 0x14 #define VGT_DEBUG_REG19__VGT_SE1SPI_vswave_rtr_q_MASK 0x4000000 #define VGT_DEBUG_REG19__VGT_SE1SPI_vswave_rtr_q__SHIFT 0x1a #define VGT_DEBUG_REG19__VGT_SE1SPI_vsvert_rtr_q_MASK 0x8000000 #define VGT_DEBUG_REG19__VGT_SE1SPI_vsvert_rtr_q__SHIFT 0x1b #define VGT_DEBUG_REG19__num_new_unique_rel_indx_MASK 0x30000000 #define VGT_DEBUG_REG19__num_new_unique_rel_indx__SHIFT 0x1c #define VGT_DEBUG_REG19__null_terminate_vtx_vector_MASK 0x40000000 #define VGT_DEBUG_REG19__null_terminate_vtx_vector__SHIFT 0x1e #define VGT_DEBUG_REG19__filter_event_MASK 0x80000000 #define VGT_DEBUG_REG19__filter_event__SHIFT 0x1f #define VGT_DEBUG_REG20__dbg_VGT_SPI_vsthread_sovertexindex_MASK 0xffff #define VGT_DEBUG_REG20__dbg_VGT_SPI_vsthread_sovertexindex__SHIFT 0x0 #define VGT_DEBUG_REG20__dbg_VGT_SPI_vsthread_sovertexcount_not_0_MASK 0x10000 #define VGT_DEBUG_REG20__dbg_VGT_SPI_vsthread_sovertexcount_not_0__SHIFT 0x10 #define VGT_DEBUG_REG20__SPARE17_MASK 0x20000 #define VGT_DEBUG_REG20__SPARE17__SHIFT 0x11 #define VGT_DEBUG_REG20__alloc_counter_q_MASK 0x3c0000 #define VGT_DEBUG_REG20__alloc_counter_q__SHIFT 0x12 #define VGT_DEBUG_REG20__curr_dealloc_distance_q_MASK 0x1fc00000 #define VGT_DEBUG_REG20__curr_dealloc_distance_q__SHIFT 0x16 #define VGT_DEBUG_REG20__new_allocate_q_MASK 0x20000000 #define VGT_DEBUG_REG20__new_allocate_q__SHIFT 0x1d #define VGT_DEBUG_REG20__curr_slot_in_vtx_vect_q_not_0_MASK 0x40000000 #define VGT_DEBUG_REG20__curr_slot_in_vtx_vect_q_not_0__SHIFT 0x1e #define VGT_DEBUG_REG20__int_vtx_counter_q_not_0_MASK 0x80000000 #define VGT_DEBUG_REG20__int_vtx_counter_q_not_0__SHIFT 0x1f #define VGT_DEBUG_REG21__out_indx_fifo_empty_MASK 0x1 #define VGT_DEBUG_REG21__out_indx_fifo_empty__SHIFT 0x0 #define VGT_DEBUG_REG21__indx_side_fifo_empty_MASK 0x2 #define VGT_DEBUG_REG21__indx_side_fifo_empty__SHIFT 0x1 #define VGT_DEBUG_REG21__pipe0_dr_MASK 0x4 #define VGT_DEBUG_REG21__pipe0_dr__SHIFT 0x2 #define VGT_DEBUG_REG21__pipe1_dr_MASK 0x8 #define VGT_DEBUG_REG21__pipe1_dr__SHIFT 0x3 #define VGT_DEBUG_REG21__pipe2_dr_MASK 0x10 #define VGT_DEBUG_REG21__pipe2_dr__SHIFT 0x4 #define VGT_DEBUG_REG21__vsthread_buff_empty_MASK 0x20 #define VGT_DEBUG_REG21__vsthread_buff_empty__SHIFT 0x5 #define VGT_DEBUG_REG21__out_indx_fifo_full_MASK 0x40 #define VGT_DEBUG_REG21__out_indx_fifo_full__SHIFT 0x6 #define VGT_DEBUG_REG21__indx_side_fifo_full_MASK 0x80 #define VGT_DEBUG_REG21__indx_side_fifo_full__SHIFT 0x7 #define VGT_DEBUG_REG21__pipe0_rtr_MASK 0x100 #define VGT_DEBUG_REG21__pipe0_rtr__SHIFT 0x8 #define VGT_DEBUG_REG21__pipe1_rtr_MASK 0x200 #define VGT_DEBUG_REG21__pipe1_rtr__SHIFT 0x9 #define VGT_DEBUG_REG21__pipe2_rtr_MASK 0x400 #define VGT_DEBUG_REG21__pipe2_rtr__SHIFT 0xa #define VGT_DEBUG_REG21__vsthread_buff_full_MASK 0x800 #define VGT_DEBUG_REG21__vsthread_buff_full__SHIFT 0xb #define VGT_DEBUG_REG21__interfaces_rtr_MASK 0x1000 #define VGT_DEBUG_REG21__interfaces_rtr__SHIFT 0xc #define VGT_DEBUG_REG21__indx_count_q_not_0_MASK 0x2000 #define VGT_DEBUG_REG21__indx_count_q_not_0__SHIFT 0xd #define VGT_DEBUG_REG21__wait_for_external_eopg_q_MASK 0x4000 #define VGT_DEBUG_REG21__wait_for_external_eopg_q__SHIFT 0xe #define VGT_DEBUG_REG21__full_state_p1_q_MASK 0x8000 #define VGT_DEBUG_REG21__full_state_p1_q__SHIFT 0xf #define VGT_DEBUG_REG21__indx_side_indx_valid_MASK 0x10000 #define VGT_DEBUG_REG21__indx_side_indx_valid__SHIFT 0x10 #define VGT_DEBUG_REG21__stateid_p0_q_MASK 0xe0000 #define VGT_DEBUG_REG21__stateid_p0_q__SHIFT 0x11 #define VGT_DEBUG_REG21__is_event_p0_q_MASK 0x100000 #define VGT_DEBUG_REG21__is_event_p0_q__SHIFT 0x14 #define VGT_DEBUG_REG21__lshs_dealloc_p1_MASK 0x200000 #define VGT_DEBUG_REG21__lshs_dealloc_p1__SHIFT 0x15 #define VGT_DEBUG_REG21__stream_id_r2_q_MASK 0x400000 #define VGT_DEBUG_REG21__stream_id_r2_q__SHIFT 0x16 #define VGT_DEBUG_REG21__vtx_vect_counter_q_not_0_MASK 0x800000 #define VGT_DEBUG_REG21__vtx_vect_counter_q_not_0__SHIFT 0x17 #define VGT_DEBUG_REG21__buff_full_p1_MASK 0x1000000 #define VGT_DEBUG_REG21__buff_full_p1__SHIFT 0x18 #define VGT_DEBUG_REG21__strmout_valid_p1_MASK 0x2000000 #define VGT_DEBUG_REG21__strmout_valid_p1__SHIFT 0x19 #define VGT_DEBUG_REG21__eotg_r2_q_MASK 0x4000000 #define VGT_DEBUG_REG21__eotg_r2_q__SHIFT 0x1a #define VGT_DEBUG_REG21__null_r2_q_MASK 0x8000000 #define VGT_DEBUG_REG21__null_r2_q__SHIFT 0x1b #define VGT_DEBUG_REG21__p0_dr_MASK 0x10000000 #define VGT_DEBUG_REG21__p0_dr__SHIFT 0x1c #define VGT_DEBUG_REG21__p0_rtr_MASK 0x20000000 #define VGT_DEBUG_REG21__p0_rtr__SHIFT 0x1d #define VGT_DEBUG_REG21__eopg_p0_q_MASK 0x40000000 #define VGT_DEBUG_REG21__eopg_p0_q__SHIFT 0x1e #define VGT_DEBUG_REG21__p0_nobp_MASK 0x80000000 #define VGT_DEBUG_REG21__p0_nobp__SHIFT 0x1f #define VGT_DEBUG_REG22__cm_state16_MASK 0x3 #define VGT_DEBUG_REG22__cm_state16__SHIFT 0x0 #define VGT_DEBUG_REG22__cm_state17_MASK 0xc #define VGT_DEBUG_REG22__cm_state17__SHIFT 0x2 #define VGT_DEBUG_REG22__cm_state18_MASK 0x30 #define VGT_DEBUG_REG22__cm_state18__SHIFT 0x4 #define VGT_DEBUG_REG22__cm_state19_MASK 0xc0 #define VGT_DEBUG_REG22__cm_state19__SHIFT 0x6 #define VGT_DEBUG_REG22__cm_state20_MASK 0x300 #define VGT_DEBUG_REG22__cm_state20__SHIFT 0x8 #define VGT_DEBUG_REG22__cm_state21_MASK 0xc00 #define VGT_DEBUG_REG22__cm_state21__SHIFT 0xa #define VGT_DEBUG_REG22__cm_state22_MASK 0x3000 #define VGT_DEBUG_REG22__cm_state22__SHIFT 0xc #define VGT_DEBUG_REG22__cm_state23_MASK 0xc000 #define VGT_DEBUG_REG22__cm_state23__SHIFT 0xe #define VGT_DEBUG_REG22__cm_state24_MASK 0x30000 #define VGT_DEBUG_REG22__cm_state24__SHIFT 0x10 #define VGT_DEBUG_REG22__cm_state25_MASK 0xc0000 #define VGT_DEBUG_REG22__cm_state25__SHIFT 0x12 #define VGT_DEBUG_REG22__cm_state26_MASK 0x300000 #define VGT_DEBUG_REG22__cm_state26__SHIFT 0x14 #define VGT_DEBUG_REG22__cm_state27_MASK 0xc00000 #define VGT_DEBUG_REG22__cm_state27__SHIFT 0x16 #define VGT_DEBUG_REG22__cm_state28_MASK 0x3000000 #define VGT_DEBUG_REG22__cm_state28__SHIFT 0x18 #define VGT_DEBUG_REG22__cm_state29_MASK 0xc000000 #define VGT_DEBUG_REG22__cm_state29__SHIFT 0x1a #define VGT_DEBUG_REG22__cm_state30_MASK 0x30000000 #define VGT_DEBUG_REG22__cm_state30__SHIFT 0x1c #define VGT_DEBUG_REG22__cm_state31_MASK 0xc0000000 #define VGT_DEBUG_REG22__cm_state31__SHIFT 0x1e #define VGT_DEBUG_REG23__frmt_busy_MASK 0x1 #define VGT_DEBUG_REG23__frmt_busy__SHIFT 0x0 #define VGT_DEBUG_REG23__rcm_frmt_vert_rtr_MASK 0x2 #define VGT_DEBUG_REG23__rcm_frmt_vert_rtr__SHIFT 0x1 #define VGT_DEBUG_REG23__rcm_frmt_prim_rtr_MASK 0x4 #define VGT_DEBUG_REG23__rcm_frmt_prim_rtr__SHIFT 0x2 #define VGT_DEBUG_REG23__prim_r3_rtr_MASK 0x8 #define VGT_DEBUG_REG23__prim_r3_rtr__SHIFT 0x3 #define VGT_DEBUG_REG23__prim_r2_rtr_MASK 0x10 #define VGT_DEBUG_REG23__prim_r2_rtr__SHIFT 0x4 #define VGT_DEBUG_REG23__vert_r3_rtr_MASK 0x20 #define VGT_DEBUG_REG23__vert_r3_rtr__SHIFT 0x5 #define VGT_DEBUG_REG23__vert_r2_rtr_MASK 0x40 #define VGT_DEBUG_REG23__vert_r2_rtr__SHIFT 0x6 #define VGT_DEBUG_REG23__vert_r1_rtr_MASK 0x80 #define VGT_DEBUG_REG23__vert_r1_rtr__SHIFT 0x7 #define VGT_DEBUG_REG23__vert_r0_rtr_MASK 0x100 #define VGT_DEBUG_REG23__vert_r0_rtr__SHIFT 0x8 #define VGT_DEBUG_REG23__prim_fifo_empty_MASK 0x200 #define VGT_DEBUG_REG23__prim_fifo_empty__SHIFT 0x9 #define VGT_DEBUG_REG23__prim_fifo_full_MASK 0x400 #define VGT_DEBUG_REG23__prim_fifo_full__SHIFT 0xa #define VGT_DEBUG_REG23__vert_dr_r2_q_MASK 0x800 #define VGT_DEBUG_REG23__vert_dr_r2_q__SHIFT 0xb #define VGT_DEBUG_REG23__prim_dr_r2_q_MASK 0x1000 #define VGT_DEBUG_REG23__prim_dr_r2_q__SHIFT 0xc #define VGT_DEBUG_REG23__vert_dr_r1_q_MASK 0x2000 #define VGT_DEBUG_REG23__vert_dr_r1_q__SHIFT 0xd #define VGT_DEBUG_REG23__vert_dr_r0_q_MASK 0x4000 #define VGT_DEBUG_REG23__vert_dr_r0_q__SHIFT 0xe #define VGT_DEBUG_REG23__new_verts_r2_q_MASK 0x18000 #define VGT_DEBUG_REG23__new_verts_r2_q__SHIFT 0xf #define VGT_DEBUG_REG23__verts_sent_r2_q_MASK 0x1e0000 #define VGT_DEBUG_REG23__verts_sent_r2_q__SHIFT 0x11 #define VGT_DEBUG_REG23__prim_state_sel_r2_q_MASK 0xe00000 #define VGT_DEBUG_REG23__prim_state_sel_r2_q__SHIFT 0x15 #define VGT_DEBUG_REG23__SPARE_MASK 0xff000000 #define VGT_DEBUG_REG23__SPARE__SHIFT 0x18 #define VGT_DEBUG_REG24__avail_es_rb_space_r0_q_23_0_MASK 0xffffff #define VGT_DEBUG_REG24__avail_es_rb_space_r0_q_23_0__SHIFT 0x0 #define VGT_DEBUG_REG24__dependent_st_cut_mode_q_MASK 0x3000000 #define VGT_DEBUG_REG24__dependent_st_cut_mode_q__SHIFT 0x18 #define VGT_DEBUG_REG24__SPARE31_MASK 0xfc000000 #define VGT_DEBUG_REG24__SPARE31__SHIFT 0x1a #define VGT_DEBUG_REG25__avail_gs_rb_space_r0_q_25_0_MASK 0x3ffffff #define VGT_DEBUG_REG25__avail_gs_rb_space_r0_q_25_0__SHIFT 0x0 #define VGT_DEBUG_REG25__active_sm_r0_q_MASK 0x3c000000 #define VGT_DEBUG_REG25__active_sm_r0_q__SHIFT 0x1a #define VGT_DEBUG_REG25__add_gs_rb_space_r1_q_MASK 0x40000000 #define VGT_DEBUG_REG25__add_gs_rb_space_r1_q__SHIFT 0x1e #define VGT_DEBUG_REG25__add_gs_rb_space_r0_q_MASK 0x80000000 #define VGT_DEBUG_REG25__add_gs_rb_space_r0_q__SHIFT 0x1f #define VGT_DEBUG_REG26__cm_state0_MASK 0x3 #define VGT_DEBUG_REG26__cm_state0__SHIFT 0x0 #define VGT_DEBUG_REG26__cm_state1_MASK 0xc #define VGT_DEBUG_REG26__cm_state1__SHIFT 0x2 #define VGT_DEBUG_REG26__cm_state2_MASK 0x30 #define VGT_DEBUG_REG26__cm_state2__SHIFT 0x4 #define VGT_DEBUG_REG26__cm_state3_MASK 0xc0 #define VGT_DEBUG_REG26__cm_state3__SHIFT 0x6 #define VGT_DEBUG_REG26__cm_state4_MASK 0x300 #define VGT_DEBUG_REG26__cm_state4__SHIFT 0x8 #define VGT_DEBUG_REG26__cm_state5_MASK 0xc00 #define VGT_DEBUG_REG26__cm_state5__SHIFT 0xa #define VGT_DEBUG_REG26__cm_state6_MASK 0x3000 #define VGT_DEBUG_REG26__cm_state6__SHIFT 0xc #define VGT_DEBUG_REG26__cm_state7_MASK 0xc000 #define VGT_DEBUG_REG26__cm_state7__SHIFT 0xe #define VGT_DEBUG_REG26__cm_state8_MASK 0x30000 #define VGT_DEBUG_REG26__cm_state8__SHIFT 0x10 #define VGT_DEBUG_REG26__cm_state9_MASK 0xc0000 #define VGT_DEBUG_REG26__cm_state9__SHIFT 0x12 #define VGT_DEBUG_REG26__cm_state10_MASK 0x300000 #define VGT_DEBUG_REG26__cm_state10__SHIFT 0x14 #define VGT_DEBUG_REG26__cm_state11_MASK 0xc00000 #define VGT_DEBUG_REG26__cm_state11__SHIFT 0x16 #define VGT_DEBUG_REG26__cm_state12_MASK 0x3000000 #define VGT_DEBUG_REG26__cm_state12__SHIFT 0x18 #define VGT_DEBUG_REG26__cm_state13_MASK 0xc000000 #define VGT_DEBUG_REG26__cm_state13__SHIFT 0x1a #define VGT_DEBUG_REG26__cm_state14_MASK 0x30000000 #define VGT_DEBUG_REG26__cm_state14__SHIFT 0x1c #define VGT_DEBUG_REG26__cm_state15_MASK 0xc0000000 #define VGT_DEBUG_REG26__cm_state15__SHIFT 0x1e #define VGT_DEBUG_REG27__pipe0_dr_MASK 0x1 #define VGT_DEBUG_REG27__pipe0_dr__SHIFT 0x0 #define VGT_DEBUG_REG27__gsc0_dr_MASK 0x2 #define VGT_DEBUG_REG27__gsc0_dr__SHIFT 0x1 #define VGT_DEBUG_REG27__pipe1_dr_MASK 0x4 #define VGT_DEBUG_REG27__pipe1_dr__SHIFT 0x2 #define VGT_DEBUG_REG27__tm_pt_event_rtr_MASK 0x8 #define VGT_DEBUG_REG27__tm_pt_event_rtr__SHIFT 0x3 #define VGT_DEBUG_REG27__pipe0_rtr_MASK 0x10 #define VGT_DEBUG_REG27__pipe0_rtr__SHIFT 0x4 #define VGT_DEBUG_REG27__gsc0_rtr_MASK 0x20 #define VGT_DEBUG_REG27__gsc0_rtr__SHIFT 0x5 #define VGT_DEBUG_REG27__pipe1_rtr_MASK 0x40 #define VGT_DEBUG_REG27__pipe1_rtr__SHIFT 0x6 #define VGT_DEBUG_REG27__last_indx_of_prim_p1_q_MASK 0x80 #define VGT_DEBUG_REG27__last_indx_of_prim_p1_q__SHIFT 0x7 #define VGT_DEBUG_REG27__indices_to_send_p0_q_MASK 0x300 #define VGT_DEBUG_REG27__indices_to_send_p0_q__SHIFT 0x8 #define VGT_DEBUG_REG27__event_flag_p1_q_MASK 0x400 #define VGT_DEBUG_REG27__event_flag_p1_q__SHIFT 0xa #define VGT_DEBUG_REG27__eop_p1_q_MASK 0x800 #define VGT_DEBUG_REG27__eop_p1_q__SHIFT 0xb #define VGT_DEBUG_REG27__gs_out_prim_type_p0_q_MASK 0x3000 #define VGT_DEBUG_REG27__gs_out_prim_type_p0_q__SHIFT 0xc #define VGT_DEBUG_REG27__gsc_null_primitive_p0_q_MASK 0x4000 #define VGT_DEBUG_REG27__gsc_null_primitive_p0_q__SHIFT 0xe #define VGT_DEBUG_REG27__gsc_eop_p0_q_MASK 0x8000 #define VGT_DEBUG_REG27__gsc_eop_p0_q__SHIFT 0xf #define VGT_DEBUG_REG27__gsc_2cycle_output_MASK 0x10000 #define VGT_DEBUG_REG27__gsc_2cycle_output__SHIFT 0x10 #define VGT_DEBUG_REG27__gsc_2nd_cycle_p0_q_MASK 0x20000 #define VGT_DEBUG_REG27__gsc_2nd_cycle_p0_q__SHIFT 0x11 #define VGT_DEBUG_REG27__last_indx_of_vsprim_MASK 0x40000 #define VGT_DEBUG_REG27__last_indx_of_vsprim__SHIFT 0x12 #define VGT_DEBUG_REG27__first_vsprim_of_gsprim_p0_q_MASK 0x80000 #define VGT_DEBUG_REG27__first_vsprim_of_gsprim_p0_q__SHIFT 0x13 #define VGT_DEBUG_REG27__gsc_indx_count_p0_q_MASK 0x7ff00000 #define VGT_DEBUG_REG27__gsc_indx_count_p0_q__SHIFT 0x14 #define VGT_DEBUG_REG27__last_vsprim_of_gsprim_MASK 0x80000000 #define VGT_DEBUG_REG27__last_vsprim_of_gsprim__SHIFT 0x1f #define VGT_DEBUG_REG28__con_state_q_MASK 0xf #define VGT_DEBUG_REG28__con_state_q__SHIFT 0x0 #define VGT_DEBUG_REG28__second_cycle_q_MASK 0x10 #define VGT_DEBUG_REG28__second_cycle_q__SHIFT 0x4 #define VGT_DEBUG_REG28__process_tri_middle_p0_q_MASK 0x20 #define VGT_DEBUG_REG28__process_tri_middle_p0_q__SHIFT 0x5 #define VGT_DEBUG_REG28__process_tri_1st_2nd_half_p0_q_MASK 0x40 #define VGT_DEBUG_REG28__process_tri_1st_2nd_half_p0_q__SHIFT 0x6 #define VGT_DEBUG_REG28__process_tri_center_poly_p0_q_MASK 0x80 #define VGT_DEBUG_REG28__process_tri_center_poly_p0_q__SHIFT 0x7 #define VGT_DEBUG_REG28__pipe0_patch_dr_MASK 0x100 #define VGT_DEBUG_REG28__pipe0_patch_dr__SHIFT 0x8 #define VGT_DEBUG_REG28__pipe0_edge_dr_MASK 0x200 #define VGT_DEBUG_REG28__pipe0_edge_dr__SHIFT 0x9 #define VGT_DEBUG_REG28__pipe1_dr_MASK 0x400 #define VGT_DEBUG_REG28__pipe1_dr__SHIFT 0xa #define VGT_DEBUG_REG28__pipe0_patch_rtr_MASK 0x800 #define VGT_DEBUG_REG28__pipe0_patch_rtr__SHIFT 0xb #define VGT_DEBUG_REG28__pipe0_edge_rtr_MASK 0x1000 #define VGT_DEBUG_REG28__pipe0_edge_rtr__SHIFT 0xc #define VGT_DEBUG_REG28__pipe1_rtr_MASK 0x2000 #define VGT_DEBUG_REG28__pipe1_rtr__SHIFT 0xd #define VGT_DEBUG_REG28__outer_parity_p0_q_MASK 0x4000 #define VGT_DEBUG_REG28__outer_parity_p0_q__SHIFT 0xe #define VGT_DEBUG_REG28__parallel_parity_p0_q_MASK 0x8000 #define VGT_DEBUG_REG28__parallel_parity_p0_q__SHIFT 0xf #define VGT_DEBUG_REG28__first_ring_of_patch_p0_q_MASK 0x10000 #define VGT_DEBUG_REG28__first_ring_of_patch_p0_q__SHIFT 0x10 #define VGT_DEBUG_REG28__last_ring_of_patch_p0_q_MASK 0x20000 #define VGT_DEBUG_REG28__last_ring_of_patch_p0_q__SHIFT 0x11 #define VGT_DEBUG_REG28__last_edge_of_outer_ring_p0_q_MASK 0x40000 #define VGT_DEBUG_REG28__last_edge_of_outer_ring_p0_q__SHIFT 0x12 #define VGT_DEBUG_REG28__last_point_of_outer_ring_p1_MASK 0x80000 #define VGT_DEBUG_REG28__last_point_of_outer_ring_p1__SHIFT 0x13 #define VGT_DEBUG_REG28__last_point_of_inner_ring_p1_MASK 0x100000 #define VGT_DEBUG_REG28__last_point_of_inner_ring_p1__SHIFT 0x14 #define VGT_DEBUG_REG28__outer_edge_tf_eq_one_p0_q_MASK 0x200000 #define VGT_DEBUG_REG28__outer_edge_tf_eq_one_p0_q__SHIFT 0x15 #define VGT_DEBUG_REG28__advance_outer_point_p1_MASK 0x400000 #define VGT_DEBUG_REG28__advance_outer_point_p1__SHIFT 0x16 #define VGT_DEBUG_REG28__advance_inner_point_p1_MASK 0x800000 #define VGT_DEBUG_REG28__advance_inner_point_p1__SHIFT 0x17 #define VGT_DEBUG_REG28__next_ring_is_rect_p0_q_MASK 0x1000000 #define VGT_DEBUG_REG28__next_ring_is_rect_p0_q__SHIFT 0x18 #define VGT_DEBUG_REG28__pipe1_outer1_rtr_MASK 0x2000000 #define VGT_DEBUG_REG28__pipe1_outer1_rtr__SHIFT 0x19 #define VGT_DEBUG_REG28__pipe1_outer2_rtr_MASK 0x4000000 #define VGT_DEBUG_REG28__pipe1_outer2_rtr__SHIFT 0x1a #define VGT_DEBUG_REG28__pipe1_inner1_rtr_MASK 0x8000000 #define VGT_DEBUG_REG28__pipe1_inner1_rtr__SHIFT 0x1b #define VGT_DEBUG_REG28__pipe1_inner2_rtr_MASK 0x10000000 #define VGT_DEBUG_REG28__pipe1_inner2_rtr__SHIFT 0x1c #define VGT_DEBUG_REG28__pipe1_patch_rtr_MASK 0x20000000 #define VGT_DEBUG_REG28__pipe1_patch_rtr__SHIFT 0x1d #define VGT_DEBUG_REG28__pipe1_edge_rtr_MASK 0x40000000 #define VGT_DEBUG_REG28__pipe1_edge_rtr__SHIFT 0x1e #define VGT_DEBUG_REG28__use_stored_inner_q_ring2_MASK 0x80000000 #define VGT_DEBUG_REG28__use_stored_inner_q_ring2__SHIFT 0x1f #define VGT_DEBUG_REG29__con_state_q_MASK 0xf #define VGT_DEBUG_REG29__con_state_q__SHIFT 0x0 #define VGT_DEBUG_REG29__second_cycle_q_MASK 0x10 #define VGT_DEBUG_REG29__second_cycle_q__SHIFT 0x4 #define VGT_DEBUG_REG29__process_tri_middle_p0_q_MASK 0x20 #define VGT_DEBUG_REG29__process_tri_middle_p0_q__SHIFT 0x5 #define VGT_DEBUG_REG29__process_tri_1st_2nd_half_p0_q_MASK 0x40 #define VGT_DEBUG_REG29__process_tri_1st_2nd_half_p0_q__SHIFT 0x6 #define VGT_DEBUG_REG29__process_tri_center_poly_p0_q_MASK 0x80 #define VGT_DEBUG_REG29__process_tri_center_poly_p0_q__SHIFT 0x7 #define VGT_DEBUG_REG29__pipe0_patch_dr_MASK 0x100 #define VGT_DEBUG_REG29__pipe0_patch_dr__SHIFT 0x8 #define VGT_DEBUG_REG29__pipe0_edge_dr_MASK 0x200 #define VGT_DEBUG_REG29__pipe0_edge_dr__SHIFT 0x9 #define VGT_DEBUG_REG29__pipe1_dr_MASK 0x400 #define VGT_DEBUG_REG29__pipe1_dr__SHIFT 0xa #define VGT_DEBUG_REG29__pipe0_patch_rtr_MASK 0x800 #define VGT_DEBUG_REG29__pipe0_patch_rtr__SHIFT 0xb #define VGT_DEBUG_REG29__pipe0_edge_rtr_MASK 0x1000 #define VGT_DEBUG_REG29__pipe0_edge_rtr__SHIFT 0xc #define VGT_DEBUG_REG29__pipe1_rtr_MASK 0x2000 #define VGT_DEBUG_REG29__pipe1_rtr__SHIFT 0xd #define VGT_DEBUG_REG29__outer_parity_p0_q_MASK 0x4000 #define VGT_DEBUG_REG29__outer_parity_p0_q__SHIFT 0xe #define VGT_DEBUG_REG29__parallel_parity_p0_q_MASK 0x8000 #define VGT_DEBUG_REG29__parallel_parity_p0_q__SHIFT 0xf #define VGT_DEBUG_REG29__first_ring_of_patch_p0_q_MASK 0x10000 #define VGT_DEBUG_REG29__first_ring_of_patch_p0_q__SHIFT 0x10 #define VGT_DEBUG_REG29__last_ring_of_patch_p0_q_MASK 0x20000 #define VGT_DEBUG_REG29__last_ring_of_patch_p0_q__SHIFT 0x11 #define VGT_DEBUG_REG29__last_edge_of_outer_ring_p0_q_MASK 0x40000 #define VGT_DEBUG_REG29__last_edge_of_outer_ring_p0_q__SHIFT 0x12 #define VGT_DEBUG_REG29__last_point_of_outer_ring_p1_MASK 0x80000 #define VGT_DEBUG_REG29__last_point_of_outer_ring_p1__SHIFT 0x13 #define VGT_DEBUG_REG29__last_point_of_inner_ring_p1_MASK 0x100000 #define VGT_DEBUG_REG29__last_point_of_inner_ring_p1__SHIFT 0x14 #define VGT_DEBUG_REG29__outer_edge_tf_eq_one_p0_q_MASK 0x200000 #define VGT_DEBUG_REG29__outer_edge_tf_eq_one_p0_q__SHIFT 0x15 #define VGT_DEBUG_REG29__advance_outer_point_p1_MASK 0x400000 #define VGT_DEBUG_REG29__advance_outer_point_p1__SHIFT 0x16 #define VGT_DEBUG_REG29__advance_inner_point_p1_MASK 0x800000 #define VGT_DEBUG_REG29__advance_inner_point_p1__SHIFT 0x17 #define VGT_DEBUG_REG29__next_ring_is_rect_p0_q_MASK 0x1000000 #define VGT_DEBUG_REG29__next_ring_is_rect_p0_q__SHIFT 0x18 #define VGT_DEBUG_REG29__pipe1_outer1_rtr_MASK 0x2000000 #define VGT_DEBUG_REG29__pipe1_outer1_rtr__SHIFT 0x19 #define VGT_DEBUG_REG29__pipe1_outer2_rtr_MASK 0x4000000 #define VGT_DEBUG_REG29__pipe1_outer2_rtr__SHIFT 0x1a #define VGT_DEBUG_REG29__pipe1_inner1_rtr_MASK 0x8000000 #define VGT_DEBUG_REG29__pipe1_inner1_rtr__SHIFT 0x1b #define VGT_DEBUG_REG29__pipe1_inner2_rtr_MASK 0x10000000 #define VGT_DEBUG_REG29__pipe1_inner2_rtr__SHIFT 0x1c #define VGT_DEBUG_REG29__pipe1_patch_rtr_MASK 0x20000000 #define VGT_DEBUG_REG29__pipe1_patch_rtr__SHIFT 0x1d #define VGT_DEBUG_REG29__pipe1_edge_rtr_MASK 0x40000000 #define VGT_DEBUG_REG29__pipe1_edge_rtr__SHIFT 0x1e #define VGT_DEBUG_REG29__use_stored_inner_q_ring3_MASK 0x80000000 #define VGT_DEBUG_REG29__use_stored_inner_q_ring3__SHIFT 0x1f #define VGT_DEBUG_REG31__pipe0_dr_MASK 0x1 #define VGT_DEBUG_REG31__pipe0_dr__SHIFT 0x0 #define VGT_DEBUG_REG31__pipe0_rtr_MASK 0x2 #define VGT_DEBUG_REG31__pipe0_rtr__SHIFT 0x1 #define VGT_DEBUG_REG31__pipe1_outer_dr_MASK 0x4 #define VGT_DEBUG_REG31__pipe1_outer_dr__SHIFT 0x2 #define VGT_DEBUG_REG31__pipe1_inner_dr_MASK 0x8 #define VGT_DEBUG_REG31__pipe1_inner_dr__SHIFT 0x3 #define VGT_DEBUG_REG31__pipe2_outer_dr_MASK 0x10 #define VGT_DEBUG_REG31__pipe2_outer_dr__SHIFT 0x4 #define VGT_DEBUG_REG31__pipe2_inner_dr_MASK 0x20 #define VGT_DEBUG_REG31__pipe2_inner_dr__SHIFT 0x5 #define VGT_DEBUG_REG31__pipe3_outer_dr_MASK 0x40 #define VGT_DEBUG_REG31__pipe3_outer_dr__SHIFT 0x6 #define VGT_DEBUG_REG31__pipe3_inner_dr_MASK 0x80 #define VGT_DEBUG_REG31__pipe3_inner_dr__SHIFT 0x7 #define VGT_DEBUG_REG31__pipe4_outer_dr_MASK 0x100 #define VGT_DEBUG_REG31__pipe4_outer_dr__SHIFT 0x8 #define VGT_DEBUG_REG31__pipe4_inner_dr_MASK 0x200 #define VGT_DEBUG_REG31__pipe4_inner_dr__SHIFT 0x9 #define VGT_DEBUG_REG31__pipe5_outer_dr_MASK 0x400 #define VGT_DEBUG_REG31__pipe5_outer_dr__SHIFT 0xa #define VGT_DEBUG_REG31__pipe5_inner_dr_MASK 0x800 #define VGT_DEBUG_REG31__pipe5_inner_dr__SHIFT 0xb #define VGT_DEBUG_REG31__pipe2_outer_rtr_MASK 0x1000 #define VGT_DEBUG_REG31__pipe2_outer_rtr__SHIFT 0xc #define VGT_DEBUG_REG31__pipe2_inner_rtr_MASK 0x2000 #define VGT_DEBUG_REG31__pipe2_inner_rtr__SHIFT 0xd #define VGT_DEBUG_REG31__pipe3_outer_rtr_MASK 0x4000 #define VGT_DEBUG_REG31__pipe3_outer_rtr__SHIFT 0xe #define VGT_DEBUG_REG31__pipe3_inner_rtr_MASK 0x8000 #define VGT_DEBUG_REG31__pipe3_inner_rtr__SHIFT 0xf #define VGT_DEBUG_REG31__pipe4_outer_rtr_MASK 0x10000 #define VGT_DEBUG_REG31__pipe4_outer_rtr__SHIFT 0x10 #define VGT_DEBUG_REG31__pipe4_inner_rtr_MASK 0x20000 #define VGT_DEBUG_REG31__pipe4_inner_rtr__SHIFT 0x11 #define VGT_DEBUG_REG31__pipe5_outer_rtr_MASK 0x40000 #define VGT_DEBUG_REG31__pipe5_outer_rtr__SHIFT 0x12 #define VGT_DEBUG_REG31__pipe5_inner_rtr_MASK 0x80000 #define VGT_DEBUG_REG31__pipe5_inner_rtr__SHIFT 0x13 #define VGT_DEBUG_REG31__pg_con_outer_point1_rts_MASK 0x100000 #define VGT_DEBUG_REG31__pg_con_outer_point1_rts__SHIFT 0x14 #define VGT_DEBUG_REG31__pg_con_outer_point2_rts_MASK 0x200000 #define VGT_DEBUG_REG31__pg_con_outer_point2_rts__SHIFT 0x15 #define VGT_DEBUG_REG31__pg_con_inner_point1_rts_MASK 0x400000 #define VGT_DEBUG_REG31__pg_con_inner_point1_rts__SHIFT 0x16 #define VGT_DEBUG_REG31__pg_con_inner_point2_rts_MASK 0x800000 #define VGT_DEBUG_REG31__pg_con_inner_point2_rts__SHIFT 0x17 #define VGT_DEBUG_REG31__pg_patch_fifo_empty_MASK 0x1000000 #define VGT_DEBUG_REG31__pg_patch_fifo_empty__SHIFT 0x18 #define VGT_DEBUG_REG31__pg_edge_fifo_empty_MASK 0x2000000 #define VGT_DEBUG_REG31__pg_edge_fifo_empty__SHIFT 0x19 #define VGT_DEBUG_REG31__pg_inner3_perp_fifo_empty_MASK 0x4000000 #define VGT_DEBUG_REG31__pg_inner3_perp_fifo_empty__SHIFT 0x1a #define VGT_DEBUG_REG31__pg_patch_fifo_full_MASK 0x8000000 #define VGT_DEBUG_REG31__pg_patch_fifo_full__SHIFT 0x1b #define VGT_DEBUG_REG31__pg_edge_fifo_full_MASK 0x10000000 #define VGT_DEBUG_REG31__pg_edge_fifo_full__SHIFT 0x1c #define VGT_DEBUG_REG31__pg_inner_perp_fifo_full_MASK 0x20000000 #define VGT_DEBUG_REG31__pg_inner_perp_fifo_full__SHIFT 0x1d #define VGT_DEBUG_REG31__outer_ring_done_q_MASK 0x40000000 #define VGT_DEBUG_REG31__outer_ring_done_q__SHIFT 0x1e #define VGT_DEBUG_REG31__inner_ring_done_q_MASK 0x80000000 #define VGT_DEBUG_REG31__inner_ring_done_q__SHIFT 0x1f #define VGT_DEBUG_REG32__first_ring_of_patch_MASK 0x1 #define VGT_DEBUG_REG32__first_ring_of_patch__SHIFT 0x0 #define VGT_DEBUG_REG32__last_ring_of_patch_MASK 0x2 #define VGT_DEBUG_REG32__last_ring_of_patch__SHIFT 0x1 #define VGT_DEBUG_REG32__last_edge_of_outer_ring_MASK 0x4 #define VGT_DEBUG_REG32__last_edge_of_outer_ring__SHIFT 0x2 #define VGT_DEBUG_REG32__last_point_of_outer_edge_MASK 0x8 #define VGT_DEBUG_REG32__last_point_of_outer_edge__SHIFT 0x3 #define VGT_DEBUG_REG32__last_edge_of_inner_ring_MASK 0x10 #define VGT_DEBUG_REG32__last_edge_of_inner_ring__SHIFT 0x4 #define VGT_DEBUG_REG32__last_point_of_inner_edge_MASK 0x20 #define VGT_DEBUG_REG32__last_point_of_inner_edge__SHIFT 0x5 #define VGT_DEBUG_REG32__last_patch_of_tg_p0_q_MASK 0x40 #define VGT_DEBUG_REG32__last_patch_of_tg_p0_q__SHIFT 0x6 #define VGT_DEBUG_REG32__event_null_special_p0_q_MASK 0x80 #define VGT_DEBUG_REG32__event_null_special_p0_q__SHIFT 0x7 #define VGT_DEBUG_REG32__event_flag_p5_q_MASK 0x100 #define VGT_DEBUG_REG32__event_flag_p5_q__SHIFT 0x8 #define VGT_DEBUG_REG32__first_point_of_patch_p5_q_MASK 0x200 #define VGT_DEBUG_REG32__first_point_of_patch_p5_q__SHIFT 0x9 #define VGT_DEBUG_REG32__first_point_of_edge_p5_q_MASK 0x400 #define VGT_DEBUG_REG32__first_point_of_edge_p5_q__SHIFT 0xa #define VGT_DEBUG_REG32__last_patch_of_tg_p5_q_MASK 0x800 #define VGT_DEBUG_REG32__last_patch_of_tg_p5_q__SHIFT 0xb #define VGT_DEBUG_REG32__tess_topology_p5_q_MASK 0x3000 #define VGT_DEBUG_REG32__tess_topology_p5_q__SHIFT 0xc #define VGT_DEBUG_REG32__pipe5_inner3_rtr_MASK 0x4000 #define VGT_DEBUG_REG32__pipe5_inner3_rtr__SHIFT 0xe #define VGT_DEBUG_REG32__pipe5_inner2_rtr_MASK 0x8000 #define VGT_DEBUG_REG32__pipe5_inner2_rtr__SHIFT 0xf #define VGT_DEBUG_REG32__pg_edge_fifo3_full_MASK 0x10000 #define VGT_DEBUG_REG32__pg_edge_fifo3_full__SHIFT 0x10 #define VGT_DEBUG_REG32__pg_edge_fifo2_full_MASK 0x20000 #define VGT_DEBUG_REG32__pg_edge_fifo2_full__SHIFT 0x11 #define VGT_DEBUG_REG32__pg_inner3_point_fifo_full_MASK 0x40000 #define VGT_DEBUG_REG32__pg_inner3_point_fifo_full__SHIFT 0x12 #define VGT_DEBUG_REG32__pg_outer3_point_fifo_full_MASK 0x80000 #define VGT_DEBUG_REG32__pg_outer3_point_fifo_full__SHIFT 0x13 #define VGT_DEBUG_REG32__pg_inner2_point_fifo_full_MASK 0x100000 #define VGT_DEBUG_REG32__pg_inner2_point_fifo_full__SHIFT 0x14 #define VGT_DEBUG_REG32__pg_outer2_point_fifo_full_MASK 0x200000 #define VGT_DEBUG_REG32__pg_outer2_point_fifo_full__SHIFT 0x15 #define VGT_DEBUG_REG32__pg_inner_point_fifo_full_MASK 0x400000 #define VGT_DEBUG_REG32__pg_inner_point_fifo_full__SHIFT 0x16 #define VGT_DEBUG_REG32__pg_outer_point_fifo_full_MASK 0x800000 #define VGT_DEBUG_REG32__pg_outer_point_fifo_full__SHIFT 0x17 #define VGT_DEBUG_REG32__inner2_fifos_rtr_MASK 0x1000000 #define VGT_DEBUG_REG32__inner2_fifos_rtr__SHIFT 0x18 #define VGT_DEBUG_REG32__inner_fifos_rtr_MASK 0x2000000 #define VGT_DEBUG_REG32__inner_fifos_rtr__SHIFT 0x19 #define VGT_DEBUG_REG32__outer_fifos_rtr_MASK 0x4000000 #define VGT_DEBUG_REG32__outer_fifos_rtr__SHIFT 0x1a #define VGT_DEBUG_REG32__fifos_rtr_MASK 0x8000000 #define VGT_DEBUG_REG32__fifos_rtr__SHIFT 0x1b #define VGT_DEBUG_REG32__SPARE_MASK 0xf0000000 #define VGT_DEBUG_REG32__SPARE__SHIFT 0x1c #define VGT_DEBUG_REG33__pipe0_patch_dr_MASK 0x1 #define VGT_DEBUG_REG33__pipe0_patch_dr__SHIFT 0x0 #define VGT_DEBUG_REG33__ring3_pipe1_dr_MASK 0x2 #define VGT_DEBUG_REG33__ring3_pipe1_dr__SHIFT 0x1 #define VGT_DEBUG_REG33__pipe1_dr_MASK 0x4 #define VGT_DEBUG_REG33__pipe1_dr__SHIFT 0x2 #define VGT_DEBUG_REG33__pipe2_dr_MASK 0x8 #define VGT_DEBUG_REG33__pipe2_dr__SHIFT 0x3 #define VGT_DEBUG_REG33__pipe0_patch_rtr_MASK 0x10 #define VGT_DEBUG_REG33__pipe0_patch_rtr__SHIFT 0x4 #define VGT_DEBUG_REG33__ring2_pipe1_dr_MASK 0x20 #define VGT_DEBUG_REG33__ring2_pipe1_dr__SHIFT 0x5 #define VGT_DEBUG_REG33__ring1_pipe1_dr_MASK 0x40 #define VGT_DEBUG_REG33__ring1_pipe1_dr__SHIFT 0x6 #define VGT_DEBUG_REG33__pipe2_rtr_MASK 0x80 #define VGT_DEBUG_REG33__pipe2_rtr__SHIFT 0x7 #define VGT_DEBUG_REG33__pipe3_dr_MASK 0x100 #define VGT_DEBUG_REG33__pipe3_dr__SHIFT 0x8 #define VGT_DEBUG_REG33__pipe3_rtr_MASK 0x200 #define VGT_DEBUG_REG33__pipe3_rtr__SHIFT 0x9 #define VGT_DEBUG_REG33__ring2_in_sync_q_MASK 0x400 #define VGT_DEBUG_REG33__ring2_in_sync_q__SHIFT 0xa #define VGT_DEBUG_REG33__ring1_in_sync_q_MASK 0x800 #define VGT_DEBUG_REG33__ring1_in_sync_q__SHIFT 0xb #define VGT_DEBUG_REG33__pipe1_patch_rtr_MASK 0x1000 #define VGT_DEBUG_REG33__pipe1_patch_rtr__SHIFT 0xc #define VGT_DEBUG_REG33__ring3_in_sync_q_MASK 0x2000 #define VGT_DEBUG_REG33__ring3_in_sync_q__SHIFT 0xd #define VGT_DEBUG_REG33__tm_te11_event_rtr_MASK 0x4000 #define VGT_DEBUG_REG33__tm_te11_event_rtr__SHIFT 0xe #define VGT_DEBUG_REG33__first_prim_of_patch_q_MASK 0x8000 #define VGT_DEBUG_REG33__first_prim_of_patch_q__SHIFT 0xf #define VGT_DEBUG_REG33__con_prim_fifo_full_MASK 0x10000 #define VGT_DEBUG_REG33__con_prim_fifo_full__SHIFT 0x10 #define VGT_DEBUG_REG33__con_vert_fifo_full_MASK 0x20000 #define VGT_DEBUG_REG33__con_vert_fifo_full__SHIFT 0x11 #define VGT_DEBUG_REG33__con_prim_fifo_empty_MASK 0x40000 #define VGT_DEBUG_REG33__con_prim_fifo_empty__SHIFT 0x12 #define VGT_DEBUG_REG33__con_vert_fifo_empty_MASK 0x80000 #define VGT_DEBUG_REG33__con_vert_fifo_empty__SHIFT 0x13 #define VGT_DEBUG_REG33__last_patch_of_tg_p0_q_MASK 0x100000 #define VGT_DEBUG_REG33__last_patch_of_tg_p0_q__SHIFT 0x14 #define VGT_DEBUG_REG33__ring3_valid_p2_MASK 0x200000 #define VGT_DEBUG_REG33__ring3_valid_p2__SHIFT 0x15 #define VGT_DEBUG_REG33__ring2_valid_p2_MASK 0x400000 #define VGT_DEBUG_REG33__ring2_valid_p2__SHIFT 0x16 #define VGT_DEBUG_REG33__ring1_valid_p2_MASK 0x800000 #define VGT_DEBUG_REG33__ring1_valid_p2__SHIFT 0x17 #define VGT_DEBUG_REG33__tess_type_p0_q_MASK 0x3000000 #define VGT_DEBUG_REG33__tess_type_p0_q__SHIFT 0x18 #define VGT_DEBUG_REG33__tess_topology_p0_q_MASK 0xc000000 #define VGT_DEBUG_REG33__tess_topology_p0_q__SHIFT 0x1a #define VGT_DEBUG_REG33__te11_out_vert_gs_en_MASK 0x10000000 #define VGT_DEBUG_REG33__te11_out_vert_gs_en__SHIFT 0x1c #define VGT_DEBUG_REG33__con_ring3_busy_MASK 0x20000000 #define VGT_DEBUG_REG33__con_ring3_busy__SHIFT 0x1d #define VGT_DEBUG_REG33__con_ring2_busy_MASK 0x40000000 #define VGT_DEBUG_REG33__con_ring2_busy__SHIFT 0x1e #define VGT_DEBUG_REG33__con_ring1_busy_MASK 0x80000000 #define VGT_DEBUG_REG33__con_ring1_busy__SHIFT 0x1f #define VGT_DEBUG_REG34__con_state_q_MASK 0xf #define VGT_DEBUG_REG34__con_state_q__SHIFT 0x0 #define VGT_DEBUG_REG34__second_cycle_q_MASK 0x10 #define VGT_DEBUG_REG34__second_cycle_q__SHIFT 0x4 #define VGT_DEBUG_REG34__process_tri_middle_p0_q_MASK 0x20 #define VGT_DEBUG_REG34__process_tri_middle_p0_q__SHIFT 0x5 #define VGT_DEBUG_REG34__process_tri_1st_2nd_half_p0_q_MASK 0x40 #define VGT_DEBUG_REG34__process_tri_1st_2nd_half_p0_q__SHIFT 0x6 #define VGT_DEBUG_REG34__process_tri_center_poly_p0_q_MASK 0x80 #define VGT_DEBUG_REG34__process_tri_center_poly_p0_q__SHIFT 0x7 #define VGT_DEBUG_REG34__pipe0_patch_dr_MASK 0x100 #define VGT_DEBUG_REG34__pipe0_patch_dr__SHIFT 0x8 #define VGT_DEBUG_REG34__pipe0_edge_dr_MASK 0x200 #define VGT_DEBUG_REG34__pipe0_edge_dr__SHIFT 0x9 #define VGT_DEBUG_REG34__pipe1_dr_MASK 0x400 #define VGT_DEBUG_REG34__pipe1_dr__SHIFT 0xa #define VGT_DEBUG_REG34__pipe0_patch_rtr_MASK 0x800 #define VGT_DEBUG_REG34__pipe0_patch_rtr__SHIFT 0xb #define VGT_DEBUG_REG34__pipe0_edge_rtr_MASK 0x1000 #define VGT_DEBUG_REG34__pipe0_edge_rtr__SHIFT 0xc #define VGT_DEBUG_REG34__pipe1_rtr_MASK 0x2000 #define VGT_DEBUG_REG34__pipe1_rtr__SHIFT 0xd #define VGT_DEBUG_REG34__outer_parity_p0_q_MASK 0x4000 #define VGT_DEBUG_REG34__outer_parity_p0_q__SHIFT 0xe #define VGT_DEBUG_REG34__parallel_parity_p0_q_MASK 0x8000 #define VGT_DEBUG_REG34__parallel_parity_p0_q__SHIFT 0xf #define VGT_DEBUG_REG34__first_ring_of_patch_p0_q_MASK 0x10000 #define VGT_DEBUG_REG34__first_ring_of_patch_p0_q__SHIFT 0x10 #define VGT_DEBUG_REG34__last_ring_of_patch_p0_q_MASK 0x20000 #define VGT_DEBUG_REG34__last_ring_of_patch_p0_q__SHIFT 0x11 #define VGT_DEBUG_REG34__last_edge_of_outer_ring_p0_q_MASK 0x40000 #define VGT_DEBUG_REG34__last_edge_of_outer_ring_p0_q__SHIFT 0x12 #define VGT_DEBUG_REG34__last_point_of_outer_ring_p1_MASK 0x80000 #define VGT_DEBUG_REG34__last_point_of_outer_ring_p1__SHIFT 0x13 #define VGT_DEBUG_REG34__last_point_of_inner_ring_p1_MASK 0x100000 #define VGT_DEBUG_REG34__last_point_of_inner_ring_p1__SHIFT 0x14 #define VGT_DEBUG_REG34__outer_edge_tf_eq_one_p0_q_MASK 0x200000 #define VGT_DEBUG_REG34__outer_edge_tf_eq_one_p0_q__SHIFT 0x15 #define VGT_DEBUG_REG34__advance_outer_point_p1_MASK 0x400000 #define VGT_DEBUG_REG34__advance_outer_point_p1__SHIFT 0x16 #define VGT_DEBUG_REG34__advance_inner_point_p1_MASK 0x800000 #define VGT_DEBUG_REG34__advance_inner_point_p1__SHIFT 0x17 #define VGT_DEBUG_REG34__next_ring_is_rect_p0_q_MASK 0x1000000 #define VGT_DEBUG_REG34__next_ring_is_rect_p0_q__SHIFT 0x18 #define VGT_DEBUG_REG34__pipe1_outer1_rtr_MASK 0x2000000 #define VGT_DEBUG_REG34__pipe1_outer1_rtr__SHIFT 0x19 #define VGT_DEBUG_REG34__pipe1_outer2_rtr_MASK 0x4000000 #define VGT_DEBUG_REG34__pipe1_outer2_rtr__SHIFT 0x1a #define VGT_DEBUG_REG34__pipe1_inner1_rtr_MASK 0x8000000 #define VGT_DEBUG_REG34__pipe1_inner1_rtr__SHIFT 0x1b #define VGT_DEBUG_REG34__pipe1_inner2_rtr_MASK 0x10000000 #define VGT_DEBUG_REG34__pipe1_inner2_rtr__SHIFT 0x1c #define VGT_DEBUG_REG34__pipe1_patch_rtr_MASK 0x20000000 #define VGT_DEBUG_REG34__pipe1_patch_rtr__SHIFT 0x1d #define VGT_DEBUG_REG34__pipe1_edge_rtr_MASK 0x40000000 #define VGT_DEBUG_REG34__pipe1_edge_rtr__SHIFT 0x1e #define VGT_DEBUG_REG34__use_stored_inner_q_ring1_MASK 0x80000000 #define VGT_DEBUG_REG34__use_stored_inner_q_ring1__SHIFT 0x1f #define VGT_DEBUG_REG36__VGT_PA_clipp_eop_MASK 0xffffffff #define VGT_DEBUG_REG36__VGT_PA_clipp_eop__SHIFT 0x0 #define VGT_PERFCOUNTER_SEID_MASK__PERF_SEID_IGNORE_MASK_MASK 0xff #define VGT_PERFCOUNTER_SEID_MASK__PERF_SEID_IGNORE_MASK__SHIFT 0x0 #define VGT_PERFCOUNTER0_SELECT__PERF_SEL_MASK 0x3ff #define VGT_PERFCOUNTER0_SELECT__PERF_SEL__SHIFT 0x0 #define VGT_PERFCOUNTER0_SELECT__PERF_SEL1_MASK 0xffc00 #define VGT_PERFCOUNTER0_SELECT__PERF_SEL1__SHIFT 0xa #define VGT_PERFCOUNTER0_SELECT__CNTR_MODE_MASK 0xf00000 #define VGT_PERFCOUNTER0_SELECT__CNTR_MODE__SHIFT 0x14 #define VGT_PERFCOUNTER0_SELECT__PERF_MODE1_MASK 0xf000000 #define VGT_PERFCOUNTER0_SELECT__PERF_MODE1__SHIFT 0x18 #define VGT_PERFCOUNTER0_SELECT__PERF_MODE_MASK 0xf0000000 #define VGT_PERFCOUNTER0_SELECT__PERF_MODE__SHIFT 0x1c #define VGT_PERFCOUNTER1_SELECT__PERF_SEL_MASK 0x3ff #define VGT_PERFCOUNTER1_SELECT__PERF_SEL__SHIFT 0x0 #define VGT_PERFCOUNTER1_SELECT__PERF_SEL1_MASK 0xffc00 #define VGT_PERFCOUNTER1_SELECT__PERF_SEL1__SHIFT 0xa #define VGT_PERFCOUNTER1_SELECT__CNTR_MODE_MASK 0xf00000 #define VGT_PERFCOUNTER1_SELECT__CNTR_MODE__SHIFT 0x14 #define VGT_PERFCOUNTER1_SELECT__PERF_MODE1_MASK 0xf000000 #define VGT_PERFCOUNTER1_SELECT__PERF_MODE1__SHIFT 0x18 #define VGT_PERFCOUNTER1_SELECT__PERF_MODE_MASK 0xf0000000 #define VGT_PERFCOUNTER1_SELECT__PERF_MODE__SHIFT 0x1c #define VGT_PERFCOUNTER2_SELECT__PERF_SEL_MASK 0xff #define VGT_PERFCOUNTER2_SELECT__PERF_SEL__SHIFT 0x0 #define VGT_PERFCOUNTER2_SELECT__PERF_MODE_MASK 0xf0000000 #define VGT_PERFCOUNTER2_SELECT__PERF_MODE__SHIFT 0x1c #define VGT_PERFCOUNTER3_SELECT__PERF_SEL_MASK 0xff #define VGT_PERFCOUNTER3_SELECT__PERF_SEL__SHIFT 0x0 #define VGT_PERFCOUNTER3_SELECT__PERF_MODE_MASK 0xf0000000 #define VGT_PERFCOUNTER3_SELECT__PERF_MODE__SHIFT 0x1c #define VGT_PERFCOUNTER0_SELECT1__PERF_SEL2_MASK 0x3ff #define VGT_PERFCOUNTER0_SELECT1__PERF_SEL2__SHIFT 0x0 #define VGT_PERFCOUNTER0_SELECT1__PERF_SEL3_MASK 0xffc00 #define VGT_PERFCOUNTER0_SELECT1__PERF_SEL3__SHIFT 0xa #define VGT_PERFCOUNTER0_SELECT1__PERF_MODE3_MASK 0xf000000 #define VGT_PERFCOUNTER0_SELECT1__PERF_MODE3__SHIFT 0x18 #define VGT_PERFCOUNTER0_SELECT1__PERF_MODE2_MASK 0xf0000000 #define VGT_PERFCOUNTER0_SELECT1__PERF_MODE2__SHIFT 0x1c #define VGT_PERFCOUNTER1_SELECT1__PERF_SEL2_MASK 0x3ff #define VGT_PERFCOUNTER1_SELECT1__PERF_SEL2__SHIFT 0x0 #define VGT_PERFCOUNTER1_SELECT1__PERF_SEL3_MASK 0xffc00 #define VGT_PERFCOUNTER1_SELECT1__PERF_SEL3__SHIFT 0xa #define VGT_PERFCOUNTER1_SELECT1__PERF_MODE3_MASK 0xf000000 #define VGT_PERFCOUNTER1_SELECT1__PERF_MODE3__SHIFT 0x18 #define VGT_PERFCOUNTER1_SELECT1__PERF_MODE2_MASK 0xf0000000 #define VGT_PERFCOUNTER1_SELECT1__PERF_MODE2__SHIFT 0x1c #define VGT_PERFCOUNTER0_LO__PERFCOUNTER_LO_MASK 0xffffffff #define VGT_PERFCOUNTER0_LO__PERFCOUNTER_LO__SHIFT 0x0 #define VGT_PERFCOUNTER1_LO__PERFCOUNTER_LO_MASK 0xffffffff #define VGT_PERFCOUNTER1_LO__PERFCOUNTER_LO__SHIFT 0x0 #define VGT_PERFCOUNTER2_LO__PERFCOUNTER_LO_MASK 0xffffffff #define VGT_PERFCOUNTER2_LO__PERFCOUNTER_LO__SHIFT 0x0 #define VGT_PERFCOUNTER3_LO__PERFCOUNTER_LO_MASK 0xffffffff #define VGT_PERFCOUNTER3_LO__PERFCOUNTER_LO__SHIFT 0x0 #define VGT_PERFCOUNTER0_HI__PERFCOUNTER_HI_MASK 0xffffffff #define VGT_PERFCOUNTER0_HI__PERFCOUNTER_HI__SHIFT 0x0 #define VGT_PERFCOUNTER1_HI__PERFCOUNTER_HI_MASK 0xffffffff #define VGT_PERFCOUNTER1_HI__PERFCOUNTER_HI__SHIFT 0x0 #define VGT_PERFCOUNTER2_HI__PERFCOUNTER_HI_MASK 0xffffffff #define VGT_PERFCOUNTER2_HI__PERFCOUNTER_HI__SHIFT 0x0 #define VGT_PERFCOUNTER3_HI__PERFCOUNTER_HI_MASK 0xffffffff #define VGT_PERFCOUNTER3_HI__PERFCOUNTER_HI__SHIFT 0x0 #define IA_PERFCOUNTER0_SELECT__PERF_SEL_MASK 0x3ff #define IA_PERFCOUNTER0_SELECT__PERF_SEL__SHIFT 0x0 #define IA_PERFCOUNTER0_SELECT__PERF_SEL1_MASK 0xffc00 #define IA_PERFCOUNTER0_SELECT__PERF_SEL1__SHIFT 0xa #define IA_PERFCOUNTER0_SELECT__CNTR_MODE_MASK 0xf00000 #define IA_PERFCOUNTER0_SELECT__CNTR_MODE__SHIFT 0x14 #define IA_PERFCOUNTER0_SELECT__PERF_MODE1_MASK 0xf000000 #define IA_PERFCOUNTER0_SELECT__PERF_MODE1__SHIFT 0x18 #define IA_PERFCOUNTER0_SELECT__PERF_MODE_MASK 0xf0000000 #define IA_PERFCOUNTER0_SELECT__PERF_MODE__SHIFT 0x1c #define IA_PERFCOUNTER1_SELECT__PERF_SEL_MASK 0xff #define IA_PERFCOUNTER1_SELECT__PERF_SEL__SHIFT 0x0 #define IA_PERFCOUNTER1_SELECT__PERF_MODE_MASK 0xf0000000 #define IA_PERFCOUNTER1_SELECT__PERF_MODE__SHIFT 0x1c #define IA_PERFCOUNTER2_SELECT__PERF_SEL_MASK 0xff #define IA_PERFCOUNTER2_SELECT__PERF_SEL__SHIFT 0x0 #define IA_PERFCOUNTER2_SELECT__PERF_MODE_MASK 0xf0000000 #define IA_PERFCOUNTER2_SELECT__PERF_MODE__SHIFT 0x1c #define IA_PERFCOUNTER3_SELECT__PERF_SEL_MASK 0xff #define IA_PERFCOUNTER3_SELECT__PERF_SEL__SHIFT 0x0 #define IA_PERFCOUNTER3_SELECT__PERF_MODE_MASK 0xf0000000 #define IA_PERFCOUNTER3_SELECT__PERF_MODE__SHIFT 0x1c #define IA_PERFCOUNTER0_SELECT1__PERF_SEL2_MASK 0x3ff #define IA_PERFCOUNTER0_SELECT1__PERF_SEL2__SHIFT 0x0 #define IA_PERFCOUNTER0_SELECT1__PERF_SEL3_MASK 0xffc00 #define IA_PERFCOUNTER0_SELECT1__PERF_SEL3__SHIFT 0xa #define IA_PERFCOUNTER0_SELECT1__PERF_MODE3_MASK 0xf000000 #define IA_PERFCOUNTER0_SELECT1__PERF_MODE3__SHIFT 0x18 #define IA_PERFCOUNTER0_SELECT1__PERF_MODE2_MASK 0xf0000000 #define IA_PERFCOUNTER0_SELECT1__PERF_MODE2__SHIFT 0x1c #define IA_PERFCOUNTER0_LO__PERFCOUNTER_LO_MASK 0xffffffff #define IA_PERFCOUNTER0_LO__PERFCOUNTER_LO__SHIFT 0x0 #define IA_PERFCOUNTER1_LO__PERFCOUNTER_LO_MASK 0xffffffff #define IA_PERFCOUNTER1_LO__PERFCOUNTER_LO__SHIFT 0x0 #define IA_PERFCOUNTER2_LO__PERFCOUNTER_LO_MASK 0xffffffff #define IA_PERFCOUNTER2_LO__PERFCOUNTER_LO__SHIFT 0x0 #define IA_PERFCOUNTER3_LO__PERFCOUNTER_LO_MASK 0xffffffff #define IA_PERFCOUNTER3_LO__PERFCOUNTER_LO__SHIFT 0x0 #define IA_PERFCOUNTER0_HI__PERFCOUNTER_HI_MASK 0xffffffff #define IA_PERFCOUNTER0_HI__PERFCOUNTER_HI__SHIFT 0x0 #define IA_PERFCOUNTER1_HI__PERFCOUNTER_HI_MASK 0xffffffff #define IA_PERFCOUNTER1_HI__PERFCOUNTER_HI__SHIFT 0x0 #define IA_PERFCOUNTER2_HI__PERFCOUNTER_HI_MASK 0xffffffff #define IA_PERFCOUNTER2_HI__PERFCOUNTER_HI__SHIFT 0x0 #define IA_PERFCOUNTER3_HI__PERFCOUNTER_HI_MASK 0xffffffff #define IA_PERFCOUNTER3_HI__PERFCOUNTER_HI__SHIFT 0x0 #define WD_PERFCOUNTER0_SELECT__PERF_SEL_MASK 0xff #define WD_PERFCOUNTER0_SELECT__PERF_SEL__SHIFT 0x0 #define WD_PERFCOUNTER0_SELECT__PERF_MODE_MASK 0xf0000000 #define WD_PERFCOUNTER0_SELECT__PERF_MODE__SHIFT 0x1c #define WD_PERFCOUNTER1_SELECT__PERF_SEL_MASK 0xff #define WD_PERFCOUNTER1_SELECT__PERF_SEL__SHIFT 0x0 #define WD_PERFCOUNTER1_SELECT__PERF_MODE_MASK 0xf0000000 #define WD_PERFCOUNTER1_SELECT__PERF_MODE__SHIFT 0x1c #define WD_PERFCOUNTER2_SELECT__PERF_SEL_MASK 0xff #define WD_PERFCOUNTER2_SELECT__PERF_SEL__SHIFT 0x0 #define WD_PERFCOUNTER2_SELECT__PERF_MODE_MASK 0xf0000000 #define WD_PERFCOUNTER2_SELECT__PERF_MODE__SHIFT 0x1c #define WD_PERFCOUNTER3_SELECT__PERF_SEL_MASK 0xff #define WD_PERFCOUNTER3_SELECT__PERF_SEL__SHIFT 0x0 #define WD_PERFCOUNTER3_SELECT__PERF_MODE_MASK 0xf0000000 #define WD_PERFCOUNTER3_SELECT__PERF_MODE__SHIFT 0x1c #define WD_PERFCOUNTER0_LO__PERFCOUNTER_LO_MASK 0xffffffff #define WD_PERFCOUNTER0_LO__PERFCOUNTER_LO__SHIFT 0x0 #define WD_PERFCOUNTER1_LO__PERFCOUNTER_LO_MASK 0xffffffff #define WD_PERFCOUNTER1_LO__PERFCOUNTER_LO__SHIFT 0x0 #define WD_PERFCOUNTER2_LO__PERFCOUNTER_LO_MASK 0xffffffff #define WD_PERFCOUNTER2_LO__PERFCOUNTER_LO__SHIFT 0x0 #define WD_PERFCOUNTER3_LO__PERFCOUNTER_LO_MASK 0xffffffff #define WD_PERFCOUNTER3_LO__PERFCOUNTER_LO__SHIFT 0x0 #define WD_PERFCOUNTER0_HI__PERFCOUNTER_HI_MASK 0xffffffff #define WD_PERFCOUNTER0_HI__PERFCOUNTER_HI__SHIFT 0x0 #define WD_PERFCOUNTER1_HI__PERFCOUNTER_HI_MASK 0xffffffff #define WD_PERFCOUNTER1_HI__PERFCOUNTER_HI__SHIFT 0x0 #define WD_PERFCOUNTER2_HI__PERFCOUNTER_HI_MASK 0xffffffff #define WD_PERFCOUNTER2_HI__PERFCOUNTER_HI__SHIFT 0x0 #define WD_PERFCOUNTER3_HI__PERFCOUNTER_HI_MASK 0xffffffff #define WD_PERFCOUNTER3_HI__PERFCOUNTER_HI__SHIFT 0x0 #define DIDT_IND_INDEX__DIDT_IND_INDEX_MASK 0xffffffff #define DIDT_IND_INDEX__DIDT_IND_INDEX__SHIFT 0x0 #define DIDT_IND_DATA__DIDT_IND_DATA_MASK 0xffffffff #define DIDT_IND_DATA__DIDT_IND_DATA__SHIFT 0x0 #define DIDT_SQ_CTRL0__DIDT_CTRL_EN_MASK 0x1 #define DIDT_SQ_CTRL0__DIDT_CTRL_EN__SHIFT 0x0 #define DIDT_SQ_CTRL0__USE_REF_CLOCK_MASK 0x2 #define DIDT_SQ_CTRL0__USE_REF_CLOCK__SHIFT 0x1 #define DIDT_SQ_CTRL0__PHASE_OFFSET_MASK 0xc #define DIDT_SQ_CTRL0__PHASE_OFFSET__SHIFT 0x2 #define DIDT_SQ_CTRL0__DIDT_CTRL_RST_MASK 0x10 #define DIDT_SQ_CTRL0__DIDT_CTRL_RST__SHIFT 0x4 #define DIDT_SQ_CTRL0__DIDT_CLK_EN_OVERRIDE_MASK 0x20 #define DIDT_SQ_CTRL0__DIDT_CLK_EN_OVERRIDE__SHIFT 0x5 #define DIDT_SQ_CTRL1__MIN_POWER_MASK 0xffff #define DIDT_SQ_CTRL1__MIN_POWER__SHIFT 0x0 #define DIDT_SQ_CTRL1__MAX_POWER_MASK 0xffff0000 #define DIDT_SQ_CTRL1__MAX_POWER__SHIFT 0x10 #define DIDT_SQ_CTRL2__MAX_POWER_DELTA_MASK 0x3fff #define DIDT_SQ_CTRL2__MAX_POWER_DELTA__SHIFT 0x0 #define DIDT_SQ_CTRL2__UNUSED_0_MASK 0xc000 #define DIDT_SQ_CTRL2__UNUSED_0__SHIFT 0xe #define DIDT_SQ_CTRL2__SHORT_TERM_INTERVAL_SIZE_MASK 0x3ff0000 #define DIDT_SQ_CTRL2__SHORT_TERM_INTERVAL_SIZE__SHIFT 0x10 #define DIDT_SQ_CTRL2__UNUSED_1_MASK 0x4000000 #define DIDT_SQ_CTRL2__UNUSED_1__SHIFT 0x1a #define DIDT_SQ_CTRL2__LONG_TERM_INTERVAL_RATIO_MASK 0x78000000 #define DIDT_SQ_CTRL2__LONG_TERM_INTERVAL_RATIO__SHIFT 0x1b #define DIDT_SQ_CTRL2__UNUSED_2_MASK 0x80000000 #define DIDT_SQ_CTRL2__UNUSED_2__SHIFT 0x1f #define DIDT_SQ_CTRL_OCP__UNUSED_0_MASK 0xffff #define DIDT_SQ_CTRL_OCP__UNUSED_0__SHIFT 0x0 #define DIDT_SQ_CTRL_OCP__OCP_MAX_POWER_MASK 0xffff0000 #define DIDT_SQ_CTRL_OCP__OCP_MAX_POWER__SHIFT 0x10 #define DIDT_SQ_WEIGHT0_3__WEIGHT0_MASK 0xff #define DIDT_SQ_WEIGHT0_3__WEIGHT0__SHIFT 0x0 #define DIDT_SQ_WEIGHT0_3__WEIGHT1_MASK 0xff00 #define DIDT_SQ_WEIGHT0_3__WEIGHT1__SHIFT 0x8 #define DIDT_SQ_WEIGHT0_3__WEIGHT2_MASK 0xff0000 #define DIDT_SQ_WEIGHT0_3__WEIGHT2__SHIFT 0x10 #define DIDT_SQ_WEIGHT0_3__WEIGHT3_MASK 0xff000000 #define DIDT_SQ_WEIGHT0_3__WEIGHT3__SHIFT 0x18 #define DIDT_SQ_WEIGHT4_7__WEIGHT4_MASK 0xff #define DIDT_SQ_WEIGHT4_7__WEIGHT4__SHIFT 0x0 #define DIDT_SQ_WEIGHT4_7__WEIGHT5_MASK 0xff00 #define DIDT_SQ_WEIGHT4_7__WEIGHT5__SHIFT 0x8 #define DIDT_SQ_WEIGHT4_7__WEIGHT6_MASK 0xff0000 #define DIDT_SQ_WEIGHT4_7__WEIGHT6__SHIFT 0x10 #define DIDT_SQ_WEIGHT4_7__WEIGHT7_MASK 0xff000000 #define DIDT_SQ_WEIGHT4_7__WEIGHT7__SHIFT 0x18 #define DIDT_SQ_WEIGHT8_11__WEIGHT8_MASK 0xff #define DIDT_SQ_WEIGHT8_11__WEIGHT8__SHIFT 0x0 #define DIDT_SQ_WEIGHT8_11__WEIGHT9_MASK 0xff00 #define DIDT_SQ_WEIGHT8_11__WEIGHT9__SHIFT 0x8 #define DIDT_SQ_WEIGHT8_11__WEIGHT10_MASK 0xff0000 #define DIDT_SQ_WEIGHT8_11__WEIGHT10__SHIFT 0x10 #define DIDT_SQ_WEIGHT8_11__WEIGHT11_MASK 0xff000000 #define DIDT_SQ_WEIGHT8_11__WEIGHT11__SHIFT 0x18 #define DIDT_DB_CTRL0__DIDT_CTRL_EN_MASK 0x1 #define DIDT_DB_CTRL0__DIDT_CTRL_EN__SHIFT 0x0 #define DIDT_DB_CTRL0__USE_REF_CLOCK_MASK 0x2 #define DIDT_DB_CTRL0__USE_REF_CLOCK__SHIFT 0x1 #define DIDT_DB_CTRL0__PHASE_OFFSET_MASK 0xc #define DIDT_DB_CTRL0__PHASE_OFFSET__SHIFT 0x2 #define DIDT_DB_CTRL0__DIDT_CTRL_RST_MASK 0x10 #define DIDT_DB_CTRL0__DIDT_CTRL_RST__SHIFT 0x4 #define DIDT_DB_CTRL0__DIDT_CLK_EN_OVERRIDE_MASK 0x20 #define DIDT_DB_CTRL0__DIDT_CLK_EN_OVERRIDE__SHIFT 0x5 #define DIDT_DB_CTRL1__MIN_POWER_MASK 0xffff #define DIDT_DB_CTRL1__MIN_POWER__SHIFT 0x0 #define DIDT_DB_CTRL1__MAX_POWER_MASK 0xffff0000 #define DIDT_DB_CTRL1__MAX_POWER__SHIFT 0x10 #define DIDT_DB_CTRL2__MAX_POWER_DELTA_MASK 0x3fff #define DIDT_DB_CTRL2__MAX_POWER_DELTA__SHIFT 0x0 #define DIDT_DB_CTRL2__UNUSED_0_MASK 0xc000 #define DIDT_DB_CTRL2__UNUSED_0__SHIFT 0xe #define DIDT_DB_CTRL2__SHORT_TERM_INTERVAL_SIZE_MASK 0x3ff0000 #define DIDT_DB_CTRL2__SHORT_TERM_INTERVAL_SIZE__SHIFT 0x10 #define DIDT_DB_CTRL2__UNUSED_1_MASK 0x4000000 #define DIDT_DB_CTRL2__UNUSED_1__SHIFT 0x1a #define DIDT_DB_CTRL2__LONG_TERM_INTERVAL_RATIO_MASK 0x78000000 #define DIDT_DB_CTRL2__LONG_TERM_INTERVAL_RATIO__SHIFT 0x1b #define DIDT_DB_CTRL2__UNUSED_2_MASK 0x80000000 #define DIDT_DB_CTRL2__UNUSED_2__SHIFT 0x1f #define DIDT_DB_CTRL_OCP__UNUSED_0_MASK 0xffff #define DIDT_DB_CTRL_OCP__UNUSED_0__SHIFT 0x0 #define DIDT_DB_CTRL_OCP__OCP_MAX_POWER_MASK 0xffff0000 #define DIDT_DB_CTRL_OCP__OCP_MAX_POWER__SHIFT 0x10 #define DIDT_DB_WEIGHT0_3__WEIGHT0_MASK 0xff #define DIDT_DB_WEIGHT0_3__WEIGHT0__SHIFT 0x0 #define DIDT_DB_WEIGHT0_3__WEIGHT1_MASK 0xff00 #define DIDT_DB_WEIGHT0_3__WEIGHT1__SHIFT 0x8 #define DIDT_DB_WEIGHT0_3__WEIGHT2_MASK 0xff0000 #define DIDT_DB_WEIGHT0_3__WEIGHT2__SHIFT 0x10 #define DIDT_DB_WEIGHT0_3__WEIGHT3_MASK 0xff000000 #define DIDT_DB_WEIGHT0_3__WEIGHT3__SHIFT 0x18 #define DIDT_DB_WEIGHT4_7__WEIGHT4_MASK 0xff #define DIDT_DB_WEIGHT4_7__WEIGHT4__SHIFT 0x0 #define DIDT_DB_WEIGHT4_7__WEIGHT5_MASK 0xff00 #define DIDT_DB_WEIGHT4_7__WEIGHT5__SHIFT 0x8 #define DIDT_DB_WEIGHT4_7__WEIGHT6_MASK 0xff0000 #define DIDT_DB_WEIGHT4_7__WEIGHT6__SHIFT 0x10 #define DIDT_DB_WEIGHT4_7__WEIGHT7_MASK 0xff000000 #define DIDT_DB_WEIGHT4_7__WEIGHT7__SHIFT 0x18 #define DIDT_DB_WEIGHT8_11__WEIGHT8_MASK 0xff #define DIDT_DB_WEIGHT8_11__WEIGHT8__SHIFT 0x0 #define DIDT_DB_WEIGHT8_11__WEIGHT9_MASK 0xff00 #define DIDT_DB_WEIGHT8_11__WEIGHT9__SHIFT 0x8 #define DIDT_DB_WEIGHT8_11__WEIGHT10_MASK 0xff0000 #define DIDT_DB_WEIGHT8_11__WEIGHT10__SHIFT 0x10 #define DIDT_DB_WEIGHT8_11__WEIGHT11_MASK 0xff000000 #define DIDT_DB_WEIGHT8_11__WEIGHT11__SHIFT 0x18 #define DIDT_TD_CTRL0__DIDT_CTRL_EN_MASK 0x1 #define DIDT_TD_CTRL0__DIDT_CTRL_EN__SHIFT 0x0 #define DIDT_TD_CTRL0__USE_REF_CLOCK_MASK 0x2 #define DIDT_TD_CTRL0__USE_REF_CLOCK__SHIFT 0x1 #define DIDT_TD_CTRL0__PHASE_OFFSET_MASK 0xc #define DIDT_TD_CTRL0__PHASE_OFFSET__SHIFT 0x2 #define DIDT_TD_CTRL0__DIDT_CTRL_RST_MASK 0x10 #define DIDT_TD_CTRL0__DIDT_CTRL_RST__SHIFT 0x4 #define DIDT_TD_CTRL0__DIDT_CLK_EN_OVERRIDE_MASK 0x20 #define DIDT_TD_CTRL0__DIDT_CLK_EN_OVERRIDE__SHIFT 0x5 #define DIDT_TD_CTRL1__MIN_POWER_MASK 0xffff #define DIDT_TD_CTRL1__MIN_POWER__SHIFT 0x0 #define DIDT_TD_CTRL1__MAX_POWER_MASK 0xffff0000 #define DIDT_TD_CTRL1__MAX_POWER__SHIFT 0x10 #define DIDT_TD_CTRL2__MAX_POWER_DELTA_MASK 0x3fff #define DIDT_TD_CTRL2__MAX_POWER_DELTA__SHIFT 0x0 #define DIDT_TD_CTRL2__UNUSED_0_MASK 0xc000 #define DIDT_TD_CTRL2__UNUSED_0__SHIFT 0xe #define DIDT_TD_CTRL2__SHORT_TERM_INTERVAL_SIZE_MASK 0x3ff0000 #define DIDT_TD_CTRL2__SHORT_TERM_INTERVAL_SIZE__SHIFT 0x10 #define DIDT_TD_CTRL2__UNUSED_1_MASK 0x4000000 #define DIDT_TD_CTRL2__UNUSED_1__SHIFT 0x1a #define DIDT_TD_CTRL2__LONG_TERM_INTERVAL_RATIO_MASK 0x78000000 #define DIDT_TD_CTRL2__LONG_TERM_INTERVAL_RATIO__SHIFT 0x1b #define DIDT_TD_CTRL2__UNUSED_2_MASK 0x80000000 #define DIDT_TD_CTRL2__UNUSED_2__SHIFT 0x1f #define DIDT_TD_CTRL_OCP__UNUSED_0_MASK 0xffff #define DIDT_TD_CTRL_OCP__UNUSED_0__SHIFT 0x0 #define DIDT_TD_CTRL_OCP__OCP_MAX_POWER_MASK 0xffff0000 #define DIDT_TD_CTRL_OCP__OCP_MAX_POWER__SHIFT 0x10 #define DIDT_TD_WEIGHT0_3__WEIGHT0_MASK 0xff #define DIDT_TD_WEIGHT0_3__WEIGHT0__SHIFT 0x0 #define DIDT_TD_WEIGHT0_3__WEIGHT1_MASK 0xff00 #define DIDT_TD_WEIGHT0_3__WEIGHT1__SHIFT 0x8 #define DIDT_TD_WEIGHT0_3__WEIGHT2_MASK 0xff0000 #define DIDT_TD_WEIGHT0_3__WEIGHT2__SHIFT 0x10 #define DIDT_TD_WEIGHT0_3__WEIGHT3_MASK 0xff000000 #define DIDT_TD_WEIGHT0_3__WEIGHT3__SHIFT 0x18 #define DIDT_TD_WEIGHT4_7__WEIGHT4_MASK 0xff #define DIDT_TD_WEIGHT4_7__WEIGHT4__SHIFT 0x0 #define DIDT_TD_WEIGHT4_7__WEIGHT5_MASK 0xff00 #define DIDT_TD_WEIGHT4_7__WEIGHT5__SHIFT 0x8 #define DIDT_TD_WEIGHT4_7__WEIGHT6_MASK 0xff0000 #define DIDT_TD_WEIGHT4_7__WEIGHT6__SHIFT 0x10 #define DIDT_TD_WEIGHT4_7__WEIGHT7_MASK 0xff000000 #define DIDT_TD_WEIGHT4_7__WEIGHT7__SHIFT 0x18 #define DIDT_TD_WEIGHT8_11__WEIGHT8_MASK 0xff #define DIDT_TD_WEIGHT8_11__WEIGHT8__SHIFT 0x0 #define DIDT_TD_WEIGHT8_11__WEIGHT9_MASK 0xff00 #define DIDT_TD_WEIGHT8_11__WEIGHT9__SHIFT 0x8 #define DIDT_TD_WEIGHT8_11__WEIGHT10_MASK 0xff0000 #define DIDT_TD_WEIGHT8_11__WEIGHT10__SHIFT 0x10 #define DIDT_TD_WEIGHT8_11__WEIGHT11_MASK 0xff000000 #define DIDT_TD_WEIGHT8_11__WEIGHT11__SHIFT 0x18 #define DIDT_TCP_CTRL0__DIDT_CTRL_EN_MASK 0x1 #define DIDT_TCP_CTRL0__DIDT_CTRL_EN__SHIFT 0x0 #define DIDT_TCP_CTRL0__USE_REF_CLOCK_MASK 0x2 #define DIDT_TCP_CTRL0__USE_REF_CLOCK__SHIFT 0x1 #define DIDT_TCP_CTRL0__PHASE_OFFSET_MASK 0xc #define DIDT_TCP_CTRL0__PHASE_OFFSET__SHIFT 0x2 #define DIDT_TCP_CTRL0__DIDT_CTRL_RST_MASK 0x10 #define DIDT_TCP_CTRL0__DIDT_CTRL_RST__SHIFT 0x4 #define DIDT_TCP_CTRL0__DIDT_CLK_EN_OVERRIDE_MASK 0x20 #define DIDT_TCP_CTRL0__DIDT_CLK_EN_OVERRIDE__SHIFT 0x5 #define DIDT_TCP_CTRL1__MIN_POWER_MASK 0xffff #define DIDT_TCP_CTRL1__MIN_POWER__SHIFT 0x0 #define DIDT_TCP_CTRL1__MAX_POWER_MASK 0xffff0000 #define DIDT_TCP_CTRL1__MAX_POWER__SHIFT 0x10 #define DIDT_TCP_CTRL2__MAX_POWER_DELTA_MASK 0x3fff #define DIDT_TCP_CTRL2__MAX_POWER_DELTA__SHIFT 0x0 #define DIDT_TCP_CTRL2__UNUSED_0_MASK 0xc000 #define DIDT_TCP_CTRL2__UNUSED_0__SHIFT 0xe #define DIDT_TCP_CTRL2__SHORT_TERM_INTERVAL_SIZE_MASK 0x3ff0000 #define DIDT_TCP_CTRL2__SHORT_TERM_INTERVAL_SIZE__SHIFT 0x10 #define DIDT_TCP_CTRL2__UNUSED_1_MASK 0x4000000 #define DIDT_TCP_CTRL2__UNUSED_1__SHIFT 0x1a #define DIDT_TCP_CTRL2__LONG_TERM_INTERVAL_RATIO_MASK 0x78000000 #define DIDT_TCP_CTRL2__LONG_TERM_INTERVAL_RATIO__SHIFT 0x1b #define DIDT_TCP_CTRL2__UNUSED_2_MASK 0x80000000 #define DIDT_TCP_CTRL2__UNUSED_2__SHIFT 0x1f #define DIDT_TCP_CTRL_OCP__UNUSED_0_MASK 0xffff #define DIDT_TCP_CTRL_OCP__UNUSED_0__SHIFT 0x0 #define DIDT_TCP_CTRL_OCP__OCP_MAX_POWER_MASK 0xffff0000 #define DIDT_TCP_CTRL_OCP__OCP_MAX_POWER__SHIFT 0x10 #define DIDT_TCP_WEIGHT0_3__WEIGHT0_MASK 0xff #define DIDT_TCP_WEIGHT0_3__WEIGHT0__SHIFT 0x0 #define DIDT_TCP_WEIGHT0_3__WEIGHT1_MASK 0xff00 #define DIDT_TCP_WEIGHT0_3__WEIGHT1__SHIFT 0x8 #define DIDT_TCP_WEIGHT0_3__WEIGHT2_MASK 0xff0000 #define DIDT_TCP_WEIGHT0_3__WEIGHT2__SHIFT 0x10 #define DIDT_TCP_WEIGHT0_3__WEIGHT3_MASK 0xff000000 #define DIDT_TCP_WEIGHT0_3__WEIGHT3__SHIFT 0x18 #define DIDT_TCP_WEIGHT4_7__WEIGHT4_MASK 0xff #define DIDT_TCP_WEIGHT4_7__WEIGHT4__SHIFT 0x0 #define DIDT_TCP_WEIGHT4_7__WEIGHT5_MASK 0xff00 #define DIDT_TCP_WEIGHT4_7__WEIGHT5__SHIFT 0x8 #define DIDT_TCP_WEIGHT4_7__WEIGHT6_MASK 0xff0000 #define DIDT_TCP_WEIGHT4_7__WEIGHT6__SHIFT 0x10 #define DIDT_TCP_WEIGHT4_7__WEIGHT7_MASK 0xff000000 #define DIDT_TCP_WEIGHT4_7__WEIGHT7__SHIFT 0x18 #define DIDT_TCP_WEIGHT8_11__WEIGHT8_MASK 0xff #define DIDT_TCP_WEIGHT8_11__WEIGHT8__SHIFT 0x0 #define DIDT_TCP_WEIGHT8_11__WEIGHT9_MASK 0xff00 #define DIDT_TCP_WEIGHT8_11__WEIGHT9__SHIFT 0x8 #define DIDT_TCP_WEIGHT8_11__WEIGHT10_MASK 0xff0000 #define DIDT_TCP_WEIGHT8_11__WEIGHT10__SHIFT 0x10 #define DIDT_TCP_WEIGHT8_11__WEIGHT11_MASK 0xff000000 #define DIDT_TCP_WEIGHT8_11__WEIGHT11__SHIFT 0x18 #define DIDT_DBR_CTRL0__DIDT_CTRL_EN_MASK 0x1 #define DIDT_DBR_CTRL0__DIDT_CTRL_EN__SHIFT 0x0 #define DIDT_DBR_CTRL0__USE_REF_CLOCK_MASK 0x2 #define DIDT_DBR_CTRL0__USE_REF_CLOCK__SHIFT 0x1 #define DIDT_DBR_CTRL0__PHASE_OFFSET_MASK 0xc #define DIDT_DBR_CTRL0__PHASE_OFFSET__SHIFT 0x2 #define DIDT_DBR_CTRL0__DIDT_CTRL_RST_MASK 0x10 #define DIDT_DBR_CTRL0__DIDT_CTRL_RST__SHIFT 0x4 #define DIDT_DBR_CTRL0__DIDT_CLK_EN_OVERRIDE_MASK 0x20 #define DIDT_DBR_CTRL0__DIDT_CLK_EN_OVERRIDE__SHIFT 0x5 #define DIDT_DBR_CTRL1__MIN_POWER_MASK 0xffff #define DIDT_DBR_CTRL1__MIN_POWER__SHIFT 0x0 #define DIDT_DBR_CTRL1__MAX_POWER_MASK 0xffff0000 #define DIDT_DBR_CTRL1__MAX_POWER__SHIFT 0x10 #define DIDT_DBR_CTRL2__MAX_POWER_DELTA_MASK 0x3fff #define DIDT_DBR_CTRL2__MAX_POWER_DELTA__SHIFT 0x0 #define DIDT_DBR_CTRL2__UNUSED_0_MASK 0xc000 #define DIDT_DBR_CTRL2__UNUSED_0__SHIFT 0xe #define DIDT_DBR_CTRL2__SHORT_TERM_INTERVAL_SIZE_MASK 0x3ff0000 #define DIDT_DBR_CTRL2__SHORT_TERM_INTERVAL_SIZE__SHIFT 0x10 #define DIDT_DBR_CTRL2__UNUSED_1_MASK 0x4000000 #define DIDT_DBR_CTRL2__UNUSED_1__SHIFT 0x1a #define DIDT_DBR_CTRL2__LONG_TERM_INTERVAL_RATIO_MASK 0x78000000 #define DIDT_DBR_CTRL2__LONG_TERM_INTERVAL_RATIO__SHIFT 0x1b #define DIDT_DBR_CTRL2__UNUSED_2_MASK 0x80000000 #define DIDT_DBR_CTRL2__UNUSED_2__SHIFT 0x1f #define DIDT_DBR_CTRL_OCP__UNUSED_0_MASK 0xffff #define DIDT_DBR_CTRL_OCP__UNUSED_0__SHIFT 0x0 #define DIDT_DBR_CTRL_OCP__OCP_MAX_POWER_MASK 0xffff0000 #define DIDT_DBR_CTRL_OCP__OCP_MAX_POWER__SHIFT 0x10 #define DIDT_DBR_WEIGHT0_3__WEIGHT0_MASK 0xff #define DIDT_DBR_WEIGHT0_3__WEIGHT0__SHIFT 0x0 #define DIDT_DBR_WEIGHT0_3__WEIGHT1_MASK 0xff00 #define DIDT_DBR_WEIGHT0_3__WEIGHT1__SHIFT 0x8 #define DIDT_DBR_WEIGHT0_3__WEIGHT2_MASK 0xff0000 #define DIDT_DBR_WEIGHT0_3__WEIGHT2__SHIFT 0x10 #define DIDT_DBR_WEIGHT0_3__WEIGHT3_MASK 0xff000000 #define DIDT_DBR_WEIGHT0_3__WEIGHT3__SHIFT 0x18 #define DIDT_DBR_WEIGHT4_7__WEIGHT4_MASK 0xff #define DIDT_DBR_WEIGHT4_7__WEIGHT4__SHIFT 0x0 #define DIDT_DBR_WEIGHT4_7__WEIGHT5_MASK 0xff00 #define DIDT_DBR_WEIGHT4_7__WEIGHT5__SHIFT 0x8 #define DIDT_DBR_WEIGHT4_7__WEIGHT6_MASK 0xff0000 #define DIDT_DBR_WEIGHT4_7__WEIGHT6__SHIFT 0x10 #define DIDT_DBR_WEIGHT4_7__WEIGHT7_MASK 0xff000000 #define DIDT_DBR_WEIGHT4_7__WEIGHT7__SHIFT 0x18 #define DIDT_DBR_WEIGHT8_11__WEIGHT8_MASK 0xff #define DIDT_DBR_WEIGHT8_11__WEIGHT8__SHIFT 0x0 #define DIDT_DBR_WEIGHT8_11__WEIGHT9_MASK 0xff00 #define DIDT_DBR_WEIGHT8_11__WEIGHT9__SHIFT 0x8 #define DIDT_DBR_WEIGHT8_11__WEIGHT10_MASK 0xff0000 #define DIDT_DBR_WEIGHT8_11__WEIGHT10__SHIFT 0x10 #define DIDT_DBR_WEIGHT8_11__WEIGHT11_MASK 0xff000000 #define DIDT_DBR_WEIGHT8_11__WEIGHT11__SHIFT 0x18 #define DIDT_SQ_STALL_CTRL__DIDT_STALL_CTRL_ENABLE_MASK 0x00000001 #define DIDT_SQ_STALL_CTRL__DIDT_STALL_CTRL_ENABLE__SHIFT 0x00000000 #define DIDT_SQ_STALL_CTRL__DIDT_STALL_DELAY_HI_MASK 0x0000007e #define DIDT_SQ_STALL_CTRL__DIDT_STALL_DELAY_LO_MASK 0x00001f80L #define DIDT_SQ_STALL_CTRL__DIDT_STALL_DELAY_HI__SHIFT 0x00000001 #define DIDT_SQ_STALL_CTRL__DIDT_STALL_DELAY_LO__SHIFT 0x00000007 #define DIDT_SQ_STALL_CTRL__DIDT_HI_POWER_THRESHOLD_MASK 0x1fffe000L #define DIDT_SQ_STALL_CTRL__DIDT_HI_POWER_THRESHOLD__SHIFT 0x0000000d #define DIDT_SQ_STALL_CTRL__UNUSED_0_MASK 0xe0000000L #define DIDT_SQ_STALL_CTRL__UNUSED_0__SHIFT 0x0000001d #define DIDT_SQ_TUNING_CTRL__DIDT_TUNING_ENABLE_MASK 0x00000001L #define DIDT_SQ_TUNING_CTRL__DIDT_TUNING_ENABLE__SHIFT 0x00000000 #define DIDT_SQ_TUNING_CTRL__MAX_POWER_DELTA_HI_MASK 0x00007ffeL #define DIDT_SQ_TUNING_CTRL__MAX_POWER_DELTA_HI__SHIFT 0x00000001 #define DIDT_SQ_TUNING_CTRL__MAX_POWER_DELTA_LO_MASK 0x1fff8000L #define DIDT_SQ_TUNING_CTRL__MAX_POWER_DELTA_LO__SHIFT 0x0000000f #define DIDT_TD_STALL_CTRL__DIDT_STALL_CTRL_ENABLE_MASK 0x00000001L #define DIDT_TD_STALL_CTRL__DIDT_STALL_CTRL_ENABLE__SHIFT 0x00000000 #define DIDT_TD_STALL_CTRL__DIDT_STALL_DELAY_HI_MASK 0x0000007eL #define DIDT_TD_STALL_CTRL__DIDT_STALL_DELAY_LO_MASK 0x00001f80L #define DIDT_TD_STALL_CTRL__DIDT_STALL_DELAY_HI__SHIFT 0x00000001 #define DIDT_TD_STALL_CTRL__DIDT_STALL_DELAY_LO__SHIFT 0x00000007 #define DIDT_TD_STALL_CTRL__DIDT_HI_POWER_THRESHOLD_MASK 0x1fffe000L #define DIDT_TD_STALL_CTRL__DIDT_HI_POWER_THRESHOLD__SHIFT 0x0000000d #define DIDT_SQ_CTRL0__DIDT_MAX_STALLS_ALLOWED_HI_MASK 0x00000fc0L #define DIDT_SQ_CTRL0__DIDT_MAX_STALLS_ALLOWED_LO_MASK 0x0003f000L #define DIDT_SQ_CTRL0__DIDT_MAX_STALLS_ALLOWED_HI__SHIFT 0x00000006 #define DIDT_SQ_CTRL0__DIDT_MAX_STALLS_ALLOWED_LO__SHIFT 0x0000000c #define DIDT_TD_TUNING_CTRL__DIDT_TUNING_ENABLE_MASK 0x00000001L #define DIDT_TD_TUNING_CTRL__MAX_POWER_DELTA_HI_MASK 0x00007ffeL #define DIDT_TD_TUNING_CTRL__MAX_POWER_DELTA_LO_MASK 0x1fff8000L #define DIDT_TD_TUNING_CTRL__DIDT_TUNING_ENABLE__SHIFT 0x00000000 #define DIDT_TD_TUNING_CTRL__MAX_POWER_DELTA_HI__SHIFT 0x00000001 #define DIDT_TD_TUNING_CTRL__MAX_POWER_DELTA_LO__SHIFT 0x0000000f #define DIDT_TD_STALL_CTRL__UNUSED_0_MASK 0xe0000000L #define DIDT_TD_STALL_CTRL__UNUSED_0__SHIFT 0x0000001d #define DIDT_TD_CTRL0__DIDT_MAX_STALLS_ALLOWED_HI_MASK 0x00000fc0L #define DIDT_TD_CTRL0__DIDT_MAX_STALLS_ALLOWED_LO_MASK 0x0003f000L #define DIDT_TD_CTRL0__DIDT_MAX_STALLS_ALLOWED_HI__SHIFT 0x00000006 #define DIDT_TD_CTRL0__DIDT_MAX_STALLS_ALLOWED_LO__SHIFT 0x0000000c #define DIDT_TCP_STALL_CTRL__DIDT_STALL_CTRL_ENABLE_MASK 0x00000001L #define DIDT_TCP_STALL_CTRL__DIDT_STALL_CTRL_ENABLE__SHIFT 0x00000000 #define DIDT_TCP_STALL_CTRL__DIDT_STALL_DELAY_HI_MASK 0x0000007eL #define DIDT_TCP_STALL_CTRL__DIDT_STALL_DELAY_LO_MASK 0x00001f80L #define DIDT_TCP_STALL_CTRL__DIDT_STALL_DELAY_HI__SHIFT 0x00000001 #define DIDT_TCP_STALL_CTRL__DIDT_STALL_DELAY_LO__SHIFT 0x00000007 #define DIDT_TCP_STALL_CTRL__DIDT_HI_POWER_THRESHOLD_MASK 0x1fffe000L #define DIDT_TCP_STALL_CTRL__DIDT_HI_POWER_THRESHOLD__SHIFT 0x0000000d #define DIDT_TCP_STALL_CTRL__UNUSED_0_MASK 0xe0000000L #define DIDT_TCP_STALL_CTRL__UNUSED_0__SHIFT 0x0000001d #define DIDT_TCP_TUNING_CTRL__DIDT_TUNING_ENABLE_MASK 0x00000001L #define DIDT_TCP_TUNING_CTRL__MAX_POWER_DELTA_HI_MASK 0x00007ffeL #define DIDT_TCP_TUNING_CTRL__MAX_POWER_DELTA_LO_MASK 0x1fff8000L #define DIDT_TCP_TUNING_CTRL__DIDT_TUNING_ENABLE__SHIFT 0x00000000 #define DIDT_TCP_TUNING_CTRL__MAX_POWER_DELTA_HI__SHIFT 0x00000001 #define DIDT_TCP_TUNING_CTRL__MAX_POWER_DELTA_LO__SHIFT 0x0000000f #define DIDT_TCP_CTRL0__DIDT_MAX_STALLS_ALLOWED_HI_MASK 0x00000fc0L #define DIDT_TCP_CTRL0__DIDT_MAX_STALLS_ALLOWED_LO_MASK 0x0003f000L #define DIDT_TCP_CTRL0__DIDT_MAX_STALLS_ALLOWED_HI__SHIFT 0x00000006 #define DIDT_TCP_CTRL0__DIDT_MAX_STALLS_ALLOWED_LO__SHIFT 0x0000000c #endif /* GFX_8_0_SH_MASK_H */ |